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Abstract
Finding the All-Pairs Shortest Paths (APSP) is a fundamental graph
problem aiming to find the shortest path between any two nodes in a graph.
Solving the APSP problem in parallel is an active research area. Many algo-
rithms have been proposed. In this thesis, a new approach are presented to
solve the APSP problem for big graphs on shared and distributed systems.
In this approach, a graph is partitioned judiciously and then processed in
parallel. In particular, the graph is first pre-processed to prepare the parti-
tion in the computation stages. After the graph is partitioned into smaller
sub-graphs, a traditional shortest path algorithm, such as the Floyd-Warshall
algorithm or the Dijkstra’s algorithm, can be used to find the APSP in each
sub-graph. Finally, through the common nodes between the sub-graphs, the
local results in each sub-graph are combined to establish the APSP for the
entire graph. Our method are implemented using OpenMP for the shared
memory architecture and MPI for the distributed memory architecture. In
order to improve the scalability of the method, we proposed two different
communication patterns among partitions (and processes) to achieve the par-
allelization and the combination of the local results. Further, we develop a
hybrid CPU-GPU parallelization method, which can be run in a single mul-
ticore CPU and further be distributed across multiple GPUs to aggregate
the results. We also developed two load-balancing schemes for this hybrid
method. We have conducted extensive experiments on a high-performance
ii
cluster with both simulated and real-world graphs. The experimental re-
sults show that comparing with the existing solution, our method is able to
accelerate the solving of the APSP problem significantly.
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Determining the shortest path amid two or more objects in a graph is a
prevalent task in solving numerous daily scientific problems [27]. The algo-
rithms for examining the shortest path have their use in numerous domains,
for instance, bioinformatics, social networks, aviation, Google maps, rout-
ings protocols and others [23] [18]. All pair shortest path (APSP) is a type
of shortest path algorithms. Given a directed or undirected weighted graph
G(V,E,w), where V is the set of nodes in the graph, E is the set of weighted
edges connecting the nodes, and w is the weight of that edge, the APSP
algorithm returns the shortest path between any two nodes V ∈ G, where
the shortest path is defined as the minimum sum of edge weights on the
path that connect two nodes in the graph. There are diverse algorithms for
examining the all pair shortest paths, for example, the Johnson’s algorithm
[55] and Floyd-Warshall algorithm [36]. Another well-known algorithm is
Dijkstra’s algorithm [29], which is initially used to solve the Single Source
Shortest Path (SSSP) problem. However, when it runs from all nodes in the
graph, it can solve the APSP problem for the graphs that do not containing
the edges with negative weights.
For decades, researchers try to improve the performance of the APSP al-
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1. Introduction
gorithms. Many of them were inspired by the Floyd-Warshall algorithm and
the Dijkstra’s algorithm [69] [84]. The studies in APSP fall into two gen-
eral categories: i) sequential solution, where the computation cost is reduced
during the graph processing; ii) parallel solution [61], where the computation
is parallelized across multiple processing elements to speed up the process-
ing. The approach proposed in this thesis falls into the second category. We
aim to improve the performance of the APSP algorithms by developing par-
allelization strategies for shared memory computer architecture, including
multi-core computers and GPU, and distributed memory architecture such
as a cluster system.
1.1 Parallelizing All Pair Shortest Path Al-
gorithm
Recently there is the noticeable increase in using the graph to model real-
world problems, which consequently demand the development of the methods
for efficient graph processing [65]. The massive computation load needed to
solve the APSP problem makes the sequential processing an impractical solu-
tion. Consequently, the attention to parallelizing the APSP process has been
rising lately [7]. Shared memory architecture such as a multicore machine
or a GPU device is a mainstream of parallel processing architecture. The
main advantage of the shared memory architecture is its fast communication
between the processing cores since resources are shared [33]. Therefore, a li-
brary that supports shared memory multiprocessing must be called to control
2
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the usage of these shared resources. OpenMP is the most widely used library
in this aspect [19]. In chapter 3 of this thesis, we will discuss our parallel-
lization strategy of the APSP problem on the shared memory architecture,
in which, we use the node duplication approach to reduce the computation
cost significantly and achieve the excellent performance.
The sizes of graphs, such as social network graphs [81] and web-pages
graphs [22], have been growing and become much larger over time, which
makes it difficult to be stored and processed in the memory of a single ma-
chine [35]. Therefore, many works presented the approaches to processing
the APSP problem in a distributed memory architecture such as [75] [50] [51].
When a graph is processed in a distributed system, the graph is partitioned
into small subgraphs, each of which is processed by a processor in paral-
lel. In a distributed system, every processor has a separated memory and
is required to communicate with other processors through message passing.
Message Passing Interface (MPI) is the most widely used parallel program-
ming paradigm for distributed systems [41]. However, to take advantage of
the power of distributed systems, managing the communication cost effec-
tively is a necessity. Reducing communication cost is another research effort
that many researchers are devoted to when solving the APSP problem in a
distributed environment [38] [53]. In this theses, We addressed this problem
by proposing two new communication patterns for solving the APSP problem
on a distributed memory architecture.
According to [47], one of the main factors that affects the communica-
tion behaviour of processors is the way the graph is partitioned among the
3
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processors. This effect plays a main role in determining the number of mes-
sages required to exchange between the processors as well as the size of these
messages. There are many ways to partition a graph. Two well-known ways
are random cut and multi-level cut [95]. The random cut is straightforward,
which partitions the graph to achieve the balance (i.e., the total number of
nodes in each partition) among the partitions [17]. However, such a random
partition often leads to high communication cost among processors when the
graph is processed in parallel in later stages. The partition method proposed
in this thesis belongs to the category of multi-level cut [48], in which the
graph is transformed into the graph levels by applying the algorithms such as
Depth First Search (DFS) and Breadth-First Search (BFS) [34]. In addition
to reducing the communication cost, another advantage of this partitioning
method is to ensure the connectivity between the nodes in the same partition.
Graphics processing units (GPUs) have evolved from the specialized im-
age processing device to general-purpose parallel processing platform. [88]
[44]. Many researchers use it to improve the performance by taking ad-
vantage of much higher degree of parallelism than the multicore computers
(multicore CPU) [63]. Considering that solving the APSP problem is com-
putationally expensive, GPU offers the excellent potential to speedup the
processing. However, the hardware structure of GPUs is entirely different
from CPUs. Applications are required to be modified for running on GPUs
and achieve the desired performance improvement [32]. In order for the ap-
plication developers to program the GPU version of their applications, the
libraries for GPU programming are developed, such as Nvidia CUDA [28]
4
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and OpenCL [42]. In this thesis, we exploit the features in GPU and develop
a method to accelerate the running of the APSP algorithm on GPU.
1.2 Key Contributions
In this thesis, we present a novel method to solve the APSP problem
in both shared memory, including multicore computers and GPU, and dis-
tributed memory architectures such as a cluster system.
In chapter 3, we develop our method for parallelizing the solving of the
APSP problem on a shared memory architecture. We present a new method
in which the graph is partitioned using the BFS algorithm and the common
nodes between subgraphs are duplicated. Then, the APSP of each sub-
graphs is computed in parallel, and the local results in subgraphs are com-
bined through the duplicated nodes to find the APSP for the entire graph.
Our method reduces the overall computation time significantly and achieves
outstanding performance. Moreover, The mathematical correctness of our
method is proved. Furthermore, we design an efficient data structure to
store the intermediate calculation results during the graph processing and
the final APSP result. We have conducted extensive experiments to evalu-
ate the effectiveness of our method. The experiments show that our method
achieved up to 6 time faster than existing methods.
To address the problem of memory limitation in a single shared-memory
computer, we develop a parallelization approach in chapter 4 to solving the
5
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APSP problem in the distributed memory architecture. By adding more ma-
chines, even larger-scale graphs can be processed and the much higher degree
of parallelism can be achieved. In our method, two communication patterns
are proposed to communicate the local results between the processors after
the APSP has been computed for each subgraph in parallel. This method is
implemented by MPI. Both patterns reduce the communication cost and con-
sequently improve the overall performance. An example of this improvement,
our algorithm can find 16 million paths in about two seconds. Furthermore,
we have conducted the experiments on a high-performance cluster and eval-
uated our method with the graphs of different sizes.
In chapter 5, we accelerate our shared memory method using the massive
parallelism offered by GPU. We propose a hybrid method in which the CPU
finds the APSP of the subgraph and schedules the steps of combining local
results to be run on GPU. Moreover, we develop two thread management ap-
proaches to controlling the thread processing on the GPU. By launching the
appropriate number of threads, both thread management approaches mini-
mize the data transfered between the CPU memory and the GPU memory,
which leads to significant performance improvement. Furthermore, we extend
the method to a multi-GPU system and improve the performance further.
We have conducted the experiments with simulated and real-world graphs.
The results show outstanding performance (up to 2.5x faster) comparing to




In Chapter 1, we discuss the motivations of the research presented in
this thesis and outline the main research contributions. In Chapter 2, we
present the literature review of the related research topics. In Chapter 3,
we present a new method for finding APSP on a shared memory system and
also propose a new technique to reduce the storage of the graph processing
results in the memory, which allows us to process larger graphs. Chapter
4 presents our method for solving APSP on the distributed system. Two
communications patterns are proposed to transfer the local results calculated
by each processor. In Chapter 5, we use GPU to further parallelize the
algorithms proposed in Chapter 3 and present a hybrid CPU-GPU method
for solving the APSP problem. Finally, Chapter 6 concludes all the work





Numerous real-world problems can be modelled by the graph structure,
many of which require the computations of shortest path [93]. The examples
are internet route planners [85], road networks [10] and web searching [9].
Therefore, it draws the researchers’ attention to study the efficient methods
of solving the all-pairs shortest paths (APSP) for graphs. Recently, most
of these studies focus on developing parallel solutions, given the heavy com-
putations required to compute APSP and the noticeable advance in parallel
architecture such as multi-core computers, cluster and GPU[68].
In the implementation of parallel APSP methods, the traditional algo-
rithms that the parallel methods uses are a key factor. Habbal et al. in [45]
argued that Floyd’s algorithm or the triple operation algorithm was among
the most common algorithms employed in APSP. The algorithm employs an
insertion method to ensure the optimal conditions are satisfied between the
pair of nodes on a shared memory location. Many studies proposed their
works based on Floyd-Warshall algorithms such as those in [54] [70] [98] [67]
and [13]. On the other hand, numerous works are based on the single-source
shortest path (SSSP) algorithm such as Dijkstra’s [29] and Bellman-Ford al-
8
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gorithms [40]. According to [14] applying the SSSP algorithm repeatedly can
solve the APSP problem. By using this approach, the SSSP algorithm can
be configured to run in parallel where each node can be computed indepen-
dently. The works that used the SSSP approach to solving the APSP include
those presented in [46], [37], [83], [100], [31] and [60].
The remainder of this chapter is organized as follows. In Section 2.2
we review the current work in solving the APSP problem in parallel on the
shared memory architecture. We review the existing distributed algorithms
for solving the APSP in Section 2.3. In section 2.4, we discuss the related
research for accelerating the processing of APSP on the GPU.
2.2 Paralyzing APSP on Shared Memory Ar-
chitecture
Parallellizing APSP poses many challenges. According to reference [1],
the best algorithm is the one that is capable of optimizing time and resource
usage. Therefore, a number of approaches have been presented from different
angles to address the shortest-Path Problem. This has led to the develop-
ment of new approaches to decomposing the APSP problem for the ease of
management. It is worthy noting that reference [6] also argued that due to
the availability of powerful computing capabilities, current studies are focus-
ing more on having efficient algorithms to improve the performance of finding
the shortest path in huge networks. This means that computing system that
9
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has large shared resources is capable of splitting a big network into sub-
networks and accommodate the sub-networks in various memory resources.
Such a system makes it possible to utilize the processing power to achieve
the maximum performance, particularly for complex problems. The above
approach has become more practical in that it applies the divide-and-conquer
mechanism, which allows the sub-domains to be processed in parallel. The
approach therefore allows the solution of the sub-domains to be integrated
and form the optimized solution to the original problem. With regards to
this problem, researchers have advocated for the approaches that adopt the
network decomposition techniques to optimize the usage of computing and
storage resources [66].
The study presented in [82] aimed at investigating the performance of an
algorithm for solving the parallel all-pairs shortest path problem with a net-
work decomposition approach. However, the study employed a single level
parallelization approach, where all processors were assigned to find the short-
est paths for a single sub-network at a time. By recording the time taken
for each sub-network until all sub-networks were processed it was possible
to compute all time required to process the network. Additionally, parallel
single-source shortest path algorithm execution time was used as the bench-
mark for his study. Consequently, the study found that the time needed to
execute the decomposition-based algorithm and the parallel SSSP algorithm
decreased as the increase in processors. This result is confirmed by the exper-
iments conducted with the decomposition-based algorithm. Therefore, the
approach employed a multi-phase approach to decompose the network into
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independent directed acyclic sub-networks for efficient parallel processing.
The research further found that the performance of an algorithm is limited
to the network decomposition approach used. Consequently, the study devel-
oped an algorithm that can save about 50% of the execution time compared
to the benchmark algorithm used in the study. The results were supported
by the study presented in [21], which argued that the increasing resources in
a computing environment improve the performance proportionally given all
other factors remain constant.
Yanagisawa et al. in [99] presented a multi-source label correcting (MSLC)
algorithm to solve the APSP problem, which is an extension of the labeling
method (Cherkassky, Goldberg, and Radzik) [20] for the single source short-
est path (SSSP) problem. The MSLC algorithm used the Single Instruction
Multiple Data (SIMD) model to exploit the data-level parallelism in the scan
operation. This algorithm uses the working space of O(m+Bn) (where m is
number of edges and n is number of nodes) and works only with the sparse
graphs. They tested the algorithm with a road network and synthetic graphs.
Another work about the parallelization of the APSP problem is presented
in [57]. The work first proposes a fast sequential algorithm which ranks the
nodes in the descending order of their degrees and then runs the Dijkstra’s al-
gorithm. The study proposes an efficient shared-memory and parallel allpairs
shortest path (APSP) algorithm that was based on the modern sequential
APSP algorithm. The algorithm was therefore able to practically meet time
complexity of O(n2.4) (n is number of nodes) to further optimize the perfor-
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mance. Moreover, the study proposed a parallel algorithm without the need
for extra partitioning steps. The algorithm named ParAPSP is designed
based on the principle of Dijkstra’s algorithm advocated in [80]. Therefore,
the algorithm offers an efficient idea that does not need to load the previous
values of shortest paths. Furthermore, the study advocated for optimizing
its ordering scheme and proposed a solution to achieving the speedup.
The work presented in [89] is one of the latest work that solved the APSP
problem on shared memory. They advocated that the Floyd-Warshall al-
gorithm is a more superior algorithm to process the all pairs shortest path
problem. This was particularly observed in high-performing applications.
However, the algorithm was found to misbehave in sparse graphs and per-
form unnecessary asymptotic work. Therefore, the study argued for using
the known algebraic relationship found between Floyd-Warshall and Gaus-
sian limitation among other methods to solve the problem. The purpose of
this approach is to improve locality, reduce the computation and enhance the
parallelism.
2.3 Parallelizing APSP on Distributed Mem-
ory Architecture
According to Solomonik et al.[92], the work presented in [52] was the first
to propose an algorithm for the APSP problem on 2D distributed memory
which considers the original schedule of Floyd-Warshall. Blocking opera-
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tions are not applied in the algorithm and thus the global synchronization
has to be performed. Later this work was improved in [59] through the use
of pipelining for avoiding the global synchronizations. Therefore, the sync
cost was reduced, and there was low reuse of data in these algorithms with
each processor performing a number of updates by the local unblocked op-
erations. Obtaining a high performance in practice requires an increase in
data locality, which can be achieved through the blocked algorithm of divide
and conquer. The divide and conquer algorithm presented in [87] is widely
used by researchers to solve the APSP problem in a distributed environment.
Most works discussed in this section are based on this approach.
The work in reference [92] implemented a divide and conquer algorithm to
solve the APSP problem. In order to scale the APSP problem to higher con-
currencies, two requirements have to be fulfilled: i) maximize the temporal
data locality, and ii) minimize the inter-processor communication. Thus, an
APSP algorithm called block-cyclic 2D algorithm has been proposed in this
paper, which helps minimize the latency and maximaize the usable band-
width. This technique minimizes the communication and maximizes the
temporal locality reuse. The authors conducted the experiments on a super-
computer with 24,576 cores, and the results show that the implementation
of the divide-and-conquer APSP algorithm is well suited for a distributed
memory environment with its lower bandwidth costs and improved parallel
scalability.
The work presented in [3] has discussed the problem of computing APSP
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and the shortest paths for k sources in a weighted graph in the distributed
CONGEST model. For the graphs with non-negative integer edge weights
(including zero weights), the authors make use of a pipelined algorithm to
calculate the shortest path distances. The authors used the construction
technique called h-hop CSSSP collection, which can be constructed neither
using a pipelined algorithm nor the Bellman-Ford algorithm. It places addi-
tional stringent conditions on the structure of h-hop SSSP trees in the collec-
tion. Also, the authors made use of the simplified versions of the short-range
algorithms that run in two stages, namely i) increment of every zero-degree
weight to a positive value, and ii) then computing the h-hop SSSP through
a BFS variant. The results reveal that the deterministic distributed algo-
rithms turn out to be beneficial to computing weighted shortest paths in the
graphs with moderate non-negative integer weights. This work was further
improved in [4], where the authors implemented the pipelined algorithms on
both directed and undirected graphs.
Ghaffari et al. in [39] states that computation of shortest paths is one of
the central problems in the theory of distributed computing. Thus as a solu-
tion, it presented a single source shortest path algorithm with the complexity
of O(n3/4D1/4) (where n is number of nodes and D is the hop-diameter of
the graph). Also, an improved variant of the algorithms was introduced to
deal with the graphs with larger diameters. Moreover, the authors imple-
mented the algorithms on both undirected and directed graphs. In terms
of techniques used, the authors proposed the optimization techniques such
as scaling the framework of a graph with integer weights, implementing a
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hybrid of Bellman-Ford and BFS algorithms, virtually sampling the nodes,
distributed scheduling of the algorithms. The results obtained indicate that
the single-source shortest path algorithm is beneficial and leads to the im-
provement in finding APSP of integer-weighted graph. Also, the usage of
various algorithmic techniques helped simplify the complex problem of com-
puting shortest paths.
Anther research in [5] presents a deterministic distributed algorithm to
compute APSP in a weighted directed or undirected graph. Several algo-
rithms were implemented by the authors at different levels. These algorithms
included a compute-blocker algorithm to find a blocker set and the algorithms
that calculate the initial and ancestors of a node. Besides, a pipelined al-
gorithm to update the scores at various nodes was implemented. Moreover,
the classic Bellmen-Ford algorithm was used for weighted APSP. The im-
plementation of these algorithms resulted in a new distributed algorithm for
computing weighted APSP in both directed and undirected graphs. The re-
sults indicated that the algorithm could solve the APSP problem in about
O(n3/2) rounds (where n is the number of nodes).
The work in reference [11] investigates the problem of approximation time
algorithm and the nearly-tight lower bound in APSP. Consequently, it pro-
vides the solution to this problem by developing a randomized time algorithm
that matches the lower bound to the polylogarithmic factors. The authors
made use of directed graphs with zero and negative edge weights. More-
over, a random filtered broadcasting technique was used, which applies to
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the settings where one needs to broadcast a large amount of information to
every vertex. It has also been shown in the paper that how one can use the
randomization to filter out most of the messages and reduce the congestion
on each edge. The algorithm presented was mathematically proved. It re-
duced the running time of solving APSP. However, they did not provide an
experiment with any graph to support their theory.
2.4 Using GPUs to Solve The APSP Problem
In graph theory, determining shortest paths is termed as the basic oper-
ation. The primary challenge in solving the APSP problem is that it needs
a considerable amount of computation to determine APSP. Therefore, with
GPU devices being improved over time, the mechanisms for parallelizing the
APSP on GPU have been developed [97].
Ortega-Arranz et al.[79] conducted the experiments with large graphs.
They described a shared memory implementation using Dijkstra’s algorithm
to solve the APSP problem on directed sparse graphs. They presented
the parallel solutions for a heterogeneous system consisting of two GPUs
and a multicore CPU, and implemented two load-balancing methods. They
achieved the best performance through the equitable scheduling that maps
all costly tasks to GPUs and leaves light ones to the CPU cores.
The work in [78] shows GPU can be modified to accelerate the solving of
APSP. Through their proposed scheme, they presented a fast algorithm with
the capability of solving the APSP problem on the CUDA-enabled GPU.
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The scheme, which was based on the SSSP-based algorithm, was able to
solve multiple SSSP problems in parallel as the result of efficient usage of the
on-chip shared memory. The algorithm allowed stream processors (SPs) to
concurrently access similar data since every SP participates in solving one
of the tasks. Notably, this kind of access, which is common, reduces the ac-
cess of data to the off-chip memory. Moreover, their scheme contributed to
achieving higher speedup with less synchronization and more parallelelized
tasks on the GPU.
Another work that used multi-SSSP to solve the APSP on GPU is pro-
posed in [72]. It presents a multi-search abstraction as a method for express-
ing the algorithms that execute the BFS algorithm simultaneously. This
research involves an efficient implementation of the abstraction, which is
demonstrated to outperform the existing GPU methods implicitly for large
graphs of various diameters by more than a factor of two. The authors fur-
ther demonstrated that a single GPU can be used to solve the APSP problem
on sparse graphs with millions of nodes. Their BFS algorithm works only
on unweighted sparse graphs, and solves the APSP problem with the com-
plexity of O(mn) (where m is number of edges and n is the number of nodes).
On the investigation concerning a parallel implementation of Johnson’s
algorithm, reference [93] developed the approach which has the capability
of solving the APSP problem based on the current or recent GPU archi-
tecture. The objective of the new approach was formulated to increase the
speed of APSP computation for large graphs in relation to the CPU. Since
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GPU can provide high computational cost at a minimal cost, it has been
utilized as a substantial alternative. Additionally, to enhance the execution
of operations on GPU, the operations are programmed using the framework
such as CUDA. The study experimented on three parallel implementations
of Johnson’s APSP algorithm on the GPU. It further compared the three im-
plementations based on their execution times to determine their advantages
and drawbacks.
A work that used the Floyd-Warshall algorithm is described in [71], which
presented a blocked algorithm to solve the APSP problem on a hybrid CPU-
GPU system. They proposed a united algorithm that can solve the APSP
problem for a graph whose size is greater than the capacity of the GPU mem-
ory. The total number of operations for this algorithm is 2n3 (n is number
of nodes). Their algorithm achieved the peak performance when the number
of vertices in the graph is larger than a few thousand.
The work in reference [30] is implemented on a distributed GPU. It aimed
at exploiting the input graph structure and the partitioning properties to
parallelize the shortest path computations. The approach was based on two
algorithms. The first one is the Floyd–Warshall algorithm, which helps the
approach to work with the graphs containing negative edges, while the sec-
ond algorithm is the Dijkstra algorithm, which is used for various computa-
tions. Therefore, the approach can only be utilized with positive edge weight
graphs. The two algorithms used have the optimal time complexity; on the
other hand, their regular matrix-based structure is adequate to allow efficient
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implementation on the GPUs. Additionally, the approach has the nearly op-
timal number of operations, steady matrix-structured computations as well
as an approach with a high degree of parallelism. The divide-and-conquer
approach was applied to enable the use of multi-GPU clusters.
One of the latest work that solved the APSP on GPU is presented in [74].
They implemented a GPU version of the adjacency matrix (ADJ-APSP)
and the breadth-first search (BFS-APSP), and then evaluated its perfor-
mance. Moreover, they developed two versions of their method. The first
version is implemented by OpenMP, while the second one is a hybrid im-
plementation by OpenMP and MPI. They conducted the experiments on an
unweighted graph only. The results showed that parallelizing ADJ-APSP
on a single GPU improved the performance by up to 16.53 times over the
single-CPU implementation. On the other hand, parallelization over multi-
ple GPUs achieved even more performance improvement, with the recorded
speedup of up to 101.10 times over the single-GPU implementation.
To conclude, the work discussed in this chapter addressed the problem of
improving the performance of the APSP in sheared and distributed memory
architecture. Our work in this thesis succeeded to improve it up to 6x faster
than some compared methods. We partition the graph in a novel way which
leaded to reducing the number of computation needed to find the shortest
paths massively. In the distributed memory environment, the communication
between the processor is a main challenge. Our partitioning method helped
us to design two communication patterns which reduced communication cost
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and improve the over all performance. Moreover, unlike many GPU works
discussed in this chapter, we do not need to copy the graph itself to the GPU,
but only copy a distance matrix once, which reduce the communication cost
and also allows us to solve the APSP for bigger graphs that cannot be fitted
in the GPU memory.
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CHAPTER 3
Developing the Parallelization Method for Finding the
All-Pairs Shortest Paths in the Shared Memory
Architecture
3.1 Introduction
Finding the All-Pairs Shortest-Path is an essential problem, which has
been studied for decades. There are many applications of this problem such
as road networks, transportation, and robotics. The problem is to find the
shortest path between all nodes in a graph, where the shortest path between
two nodes is defined as the path with minimum total weights of nodes and
edges among all paths between the two nodes. Many algorithms are designed
to solve this problem. Two of the well-known algorithms are the Floyd-
Warshall algorithm and the Dijkstra’s algorithm [91]. Dijkstra’s algorithm is
initially used to solve the Single Source Shortest Path (SSSP) problem. When
it runs for all node pairs in the graph, it can solve the APSP problem for the
graphs that do not contain negative edges. The Floyd-Warshall algorithm
solves the APSP on graphs with positive or negative edges in n iterations (
where n is the number of nodes in the graph). Most research for solving this
problem used these two algorithms.
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As the graph size continues to explode nowadays, much research inves-
tigated the parallelization of graph processing [73], including parallelization
of the Floyd-Warshall algorithm and the Dijkstra’s algorithm. Our method
supports Dijkstra’s algorithm. In theory, however, any algorithm that can
solve the APSP problem can be supported by the work proposed in this
chapter.
Parallelization of graph processing often involves graph partitioning. Two
factors need to be considered when partitioning a graph: balance of sub-
graph sizes and communication cost between the subgraphs. A naive way to
achieve the balanced partitioning is to partition the graph nodes randomly
(i.e., random cut of graph edges) as long as the resulting sub-sets are bal-
anced in terms of the number of graph nodes [17]. However, such a random
partition often leads to high communication cost among sub-graphs when the
graph is processed in parallel in later stages. Another way of partitioning a
graph is to use the multi-level cut [48], which can be achieved by many algo-
rithms, e.g., the Depth First Search (DFS) and Breadth First Search (BFS)
algorithms [25]. Although this partitioning method does not guarantee the
sub-graph balance, it has the advantage of reducing the communication cost
and ensuring the connectivity between the nodes in the same partition. We
used the multi-level cut as a way to partition the graph in our method.
Shared memory architecture such as a multicore machine or a GPU device
is the main stream of a parallel processing architecture. Most parallelization
strategies in the literature are developed for the shared memory architecture
[79],[56],[72], [99], [57]. The main advantage of the shared memory architec-
ture is the fast communication between the processing cores. In this chapter,
22
3. Developing the Parallelization Method for Finding the All-Pairs Shortest
Paths in the Shared Memory Architecture
we introduce a new method to solve the APSP problem on a shared mem-
ory environment. In this method, the graph is partitioned into subgraphs.
All-pairs shortest paths in each subgraph are computed in parallel. Then
the local results in sub-graphs are combined to find all pairs shortest paths
in the entire graph. The proof of the method correctness is given. Further,
we reduce the computation by using an indexing strategy that reorders the
nodes in subgraphs, and use a 3D matrix to reduce the memory consumption
so as to enable the processing of bigger graphs. Moreover, we conduct the
experiments with different types of graph to verify the effectiveness of the
proposed method.
The remainder of this chapter is organized as follows. In Section 3.2 we
present our method in detail. The representation of the graphs is described
in Section 3.3. Section 3.4 presents the analysis of the parallelization imple-
mentation including the preparation of the graphs. Experimental results are
presented in Section 3.5. Finally, this chapter is concluded in Section 3.6.
3.2 The Parallel Method for Finding the All-
Pairs Shortest Paths
In this section we present our method in detail for solving the All-Pairs
Shortest Paths (APSP) problem. First, in subsection 3.2.1 we briefly sum-
marize the problem and determine the graph type we target in this chap-
ter. Subsection 3.2.2 then discusses the steps of our method that solve the
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(a) Original graph
(b) BFS graph from node (0)
(c) First partition (P1)
(d) Second partition (P2)
Figure 3.1: Graph partitioning using the BFS algorithm
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Table 3.1: The summary of all symbols used in this chapter
V The total number of nodes in graph
Vi The nodes v with index i in the graph
E The number of of edge in a graph.
W The weight of an edge connecting two nodes.
P The total number of partitions.
Pi The index of partition.
S(vi, vj) The shortest path between node i and node j.
T (vi, vj) The temporary shortest path between node i and node j.
W (vi, vj) The weight of the shortest path between node i and node j.
WT (vi, vj) The weight of the temporary shortest path between node i and node j.
C The total number of common nodes in the graph.
Ci,j The common nodes between two partitions in the graph.
thr The total number of core or threads.
described problem in detail. Subsection 3.2.3 presents how we reduce the
number of operations and increase the performance of the method.
3.2.1 Overview
Given a directed or undirected weighted graph G(V,E,W ), where V is the
set of nodes in the graph, E is the set of weighted edges connecting the nodes,
and W is the set of weights of the edges. In the case of an unweighted graph,
we assume that all edges have equal weights. The shortest path between two
nodes, vi and vj, is denoted by S(vi, vj). T (vi, vj) denotes the temporary
shortest path between vi and vj. W (vi, vj) and WT (vi, vj) are the weights of
the shortest path and the temporary shortest path, respectively, between vi
and vj. P is the number of partitions (sub-graphs) after partitioning graph
G. In this work, we solve the All-Pairs Shortest-Path (APSP) problem for
G by partitioning G and processing each partition in parallel.
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3.2.2 The Method Steps
There are five stages in our method, which are detailed in this subsection.
Stage 1: graph partition
We partition the graph in this stage. We first run the BFS (Breath-First
Search) algorithm on the graph and transform the graph into a multi-level
graph. The root node of the graph has the level 0. When BFS visits the
successor nodes of root, it labels them with level 1. After BFS is completed,
every graph node is labelled with a level and the graph is effectively trans-
formed into a multi-level graph. Figures 3.1 (a) and (b) show an original
graph and the corresponding multi-level graph whose nodes are arranged in
levels. The graph is partitioned across the nodes in the same level, which
is called the boundary level of two neighbouring partitions. Apart from the
partitioning, the nodes on the boundary level are duplicated in both neigh-
bouring partitions. Assume the multi-level graph is partitioned into two
parts (i.e., P1 and P2) across the nodes 3, 4 and 5 in figure 3.1 (b). Nodes 3,
4 and 5 are duplicated and the resulting two sub-graphs are shown in Figure
3.1 (c) and (d), in which nodes 3, 4 and 5 appear in both sub-graphs.
In general, after graph partition, each part Pi contains a number of levels.
Since we duplicate the boundary level, the last level in Pi is the first level
in Pi+1. We call the nodes in the duplicated level the common nodes. The
set of common nodes duplicated in the neighbouring partitions Pi and Pi+1
is denoted by Ci. In Figure 3.1, P1 contains three levels: levels 0, 1 and 2,
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while P2 contains levels 2, 3 and 4. The nodes on level 2 (i.e., nodes 3, 4 and
5) are called the common nodes between P1 and P2.
In order to achieve the node balance among partitions, we set a counter
when running the BFS algorithm. When BFS visits a node and the counter
is equal to N/P , where N is the number of nodes in graph G and P is the
number of sub-graphs we decide to partition graph G into, the level that
contains that node is set as the boundary level.
Stage 2: Find the temporary shortest paths in each subgraph in
parallel
In this stage, we apply either the Floyd-Warshall algorithm (or any all-
pairs shortest path algorithm) on each partition and find the All pairs Short-
est Path (APSP) in each part in parallel. After the Floyd-Warshall algorithm
is completed, T (vi, vj) (temporary shortest path between vi and vj) is ob-
tained for all node pairs in each partition. However, since the common nodes
are duplicated in the neighbouring partitions, different values of T (vi, vj) will
be obtained by the algorithm in each partition when vi and vj are the com-
mon nodes. For example, we can see from figure 3.1 that there will be only
one path found between nodes 0 and 3 in P1, which is < 0, 1, 3 > and whose
distance is 6. In P2, only one path is found between nodes 7 and 8, which
is < 7, 8 > and whose distance is 9. However, both partitions will calculate
the shortest paths between the common nodes 4 and 5, whose distances are
< 4, 2, 5 >=2 in P1 and < 4, 5 >= 8 in P2.
Just because the distance of a path between the common nodes may be
different in two neighbouring partitions, a shortest path between two nodes
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calculated by a partition may not be the actual shortest path in the graph
(hence called temporary shortest path) if the path go through two common
nodes.
Stage 3: Calculate the actual shortest paths in each subgraph
As mentioned in stage 2, different partitions have different T (vs, vt) for
common nodes. In this stage, we compare the path distances between the
common nodes obtained by the neighbouring partitions, and the one with
the shorter distance is kept as the shortest distance for this pair of common
nodes. Assume for partitions Pk and Pk+1, and a pair of common nodes
(vs, vt), vs, vt ∈ Ck, we keep WT (vs, vt) (the distance of the temporary short-
est path) calculated in Pk. Then, we update all paths (and their shortest
distances) that contain nodes vs and vt in Pk+1 using the following equation,
where the temporary shortest path between vi and vj go through the common
nodes vs and vt.
W (vi, vj) = W (vi, vj)−WT (vs, vt) + W (vs, vt) (3.1)
For example, in Figure 3.1, after comparing the distances of the temporary
shortest paths between nodes 4 and 5, we keep the path < 4, 2, 5 > in P1
because its distance is 2, less than the other path < 4, 5 > in P2, whose
distance is 8. We apply Equation (1) to the path < 7, 5, 4 >= 9 in P2, which
contains the common nodes 4 and 5. The shortest distance of < 7, 5, 4 >is
then updated to be W (7, 4) = 9− 8 + 2 = 3.
After stage 3, we can obtain the actual shortest paths between two nodes
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that are in the same partition, which is proved in the following theorem.
Theorem 1. The shortest path between any node pair (vi and vj) in the
same partition are obtained after Stage 3 is completed.
proof There are three cases for the shortest path calculated in a partition
(assume to be Pk) between vi and vj.
Case 1: The shortest path between vi and vj does not contain more than
one common node. In this case, all possible paths between vi and vj are in
Pk. So the shortest path between vi and vj calculated in Pk in stage 2 is the
actual shortest path.
Case 2: The shortest path between vi and vj contains two common nodes,
e.g., vs and vt. Such a path can be divided into three path segments, <
vi, ..., vs >, < vs, ..., vt > and < vt, ..., vj >. Then the shortest path in the
first (or the third) path segment calculated in the partition are the actual
shortest path between vi and vs (and between vt and vj) as stated in case 1.
For the path segment < vs, ..., vt >, all possible paths between vs and vt are
in either partition Pk or in partition Pk+1 which shares the common nodes
vs and vj with Pk. Therefore, the shorter temporary shortest path between vs
and vt calculated in Pk and Pk+1 must be the actual shortest path between the
two common nodes.
Case 3: The shortest path between vi and vj contains more than two
common nodes. In this case, the shortest path can divided into more than 3
path segments. Each path segment is either a path falling into case 1 or case
2. Therefore, the shortest path between vi and vj calculated by stage 3 is the
actual shortest path between the two nodes.
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Stage 4: Calculate the shortest distance of a path that crosses two
neighbouring subgraphs
In this stage, we combine the local results obtained in two individual
neighbouring partitions and obtain the shortest distance of a path that
crosses these two partitions (i.e., the source node is in a partition and the
destination node is in the neighbouring partition).
The shortest path between vi ∈ Pi and vj ∈ Pj MUST pass at least one
common node between the two partitions. We make use of this insight to
combine the local results in two neighbouring partitions. The calculation is
presented and proved in the following theorem.
Theorem 2. Assume vk1 , vk2 , ...vkr is the set of common nodes that are con-
nected to both vi and vj. Then the distance of the shortest path between vi
and vj, W (vi, vj), can be calculated by Eq. 3.2.
W (vi, vj) = Min{W (vi, vkm) + W (vkm , vj)|1 ≤ m ≤ r} (3.2)
Proof. The shortest distances between vi and vkm and between vkm and vj
can be calculated in Stage 3. The sum of them is then the shortest distance
among all paths between vi and vj that pass the common node vkm. Therefore,
Eq. 3.2 can obtain the shortest distance among all paths between vi and vj
that pass any common node from vk1 to vkr .
Take Figure 3.1 as an example again. We want to calculate the short-
est distance between node 0 from P1 and node 8 in P2. There are three
common nodes connected to both nodes 0 and 8, which are nodes 3, 4 and
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5. W (v0, v3) + W (v3, v8) = 26 is the shortest distance among all paths be-
tween v0 and v8 that passes the common node v3. Similarly, the shortest
distance among all paths between v0 and v8 that passes the common node v4
is W (v0, v4)+W (v4, v8) = 19 while the shortest distance among all paths be-
tween v0 and v8 that passes the common node v5 is W (v0, v5)+W (v5, v8) = 18.
The minimum of these three figures give the shortest distance between v0 and
v8 in the entire graph, which is 18.
Stage 5: Find all pair shortest paths for the entire graph
This stage is operating when the number of partitions more than two
parts. Stage 4 calculates the path that crosses two neighbouring subgraphs.
In stage 5, we find the shortest distances for the paths that cross more than
two subgraphs (i.e., the source node is in a partition and the destination node
is in not neighbouring partition). The equation that calculate this shortest
path is presented and proved in the following theorem.
Theorem 3. Assume vi−1 ∈ Pi−1, vi ∈ Pi, vi+1 ∈ Pi+1 and vk1 , vk2 , ...vkr is
the set of common nodes that are connected to both vi and vi+1. Then the
distance of the shortest path between vi−1 and vi+1, W (vi−1, vi+1), can be
calculated by Eq. 3.3.
W (vi−1, vi+1) = Min{W (vi−1, vkm) + W (vkm , vi+1)|1 ≤ m ≤ r} (3.3)
Proof. vkm is the set of common node connecting the nodes in parts Pi
and Pi+1. Then, vkm ∈ Pi and Pi is neighbour with part Pi−1. The shortest
distances between vi−1 and vkm can be calculated in Stage 4, and between vkm
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and vi+1 can be calculated in Stage 3. The sum of them is then the shortest
distance among all paths between vi−1 and vi+1 that pass the common node
vkm. Therefore, Eq. 3.3 can obtain the shortest distance among all paths
between vi−1 and vi+2 that pass any common node from vk1 to vkr .
This stage repeated until the result between all graph partitions are com-
bined. The number of iterations of this step is equal to
∑Pi−1
i=2 Pi − i (where
Pi is the total number of parts). After the last iteration terminated, we have
the shortest path between any two nodes in the graph and the APSP problem
is solved.
The parallelization method can be briefly outlined in the algorithm 1.
3.2.3 Reducing the number of operations
Reducing the number of operations required to process each partition
can increase the performance of our method. In the steps of our approach,
we noticed that in stages 3 3.2.2, a path has to be updated because we do
not know the actual shortest path between the common nodes when we run
the APSP algorithm on the subgraphs in stage 2 3.2.2. This means that
in the worst-case scenario, we need to update all paths stored by partition
Pi, the number of which equals to n ∗ (n − 1) where n is the total number
of nodes in Pi. To avoid storing all paths, in stage 2 3.2.2 we compute the
temporary shortest path only between the common nodes instead of between
any nodes in the subgraph. Then, in stage 3 3.2.2 after we calculate the
actual shortest path of the common nodes, we run the APSP algorithm on
the subgraph. By doing this, since we have the actual shortest path between
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Algorithm 1 The Parallel Algorithm for Finding the All-Pairs Shortest
Paths
Input: A weighted graph G(V,E,w), where V is the set nodes, E edges
between nodes, and w is the weight of the edge.
Output: Result matrix of APSP in G
1 Run BFS algorithm on G;
Put the duplicated level between Pi and Pi+1 in Ci,i+1
Let Value be a Matrix
for (n in Ci.i+1) do
2 for (m in Ci.i+1) do
3 Find shortest path between n and m;
Add labeled edge;
4 for (each Part P ) do
5 Run APSP algorithm ;
Update Value;
6 for (x in Ci.i+1) do
7 for (n in Pi) do
8 for (m in Pi+1) do
9 if V alun,m > V alun,x + V alux,m then
10 Update V alun,m
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the common nodes, we will have the actual shortest path between any nodes
in the subgraph as explained in Theorem 1.
Figure 3.2: Graph Representation, (b): adjacency list. (c): adjacency matrix
[94]
Figure 3.3: Graph Representation using adjacency list for a wight graph [94]
3.3 Graph Representation
How to store the graph being processed in memory plays an important
role in achieving good overall performance. The most common way of repre-
senting a graph is the adjacency list and the adjacency matrix [24][90]. All
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the work discussed in the literature review chapter and the algorithms we
compare our method with in the experiments section use one of these two
ways. In the work of this thesis, we store the graph using the adjacency list.
The reason is because the adjacency list requires O(V + E) space (where V
is the number of vertices, and E is the number of edges), which is less than
the storage space required by adjacency matrix, O(V 2).
In the adjacency list representation, an array is used to hold a number
of lists, which equals to the number of vertices in the graph. Each element
represents a vertex in the graph and points to a list of vertices that are
neighbours of the element. For example, in figure 3.2 element 3 of the array
points to its neighbours which are 1, 2 and 5. In case of weighted graph,
an element in the list is in the form of a pair. The first element is the
neighbouring vertex while the second is the weight of the edge connecting
the two vertices, which is shown in figure 3.3. In order to determine if a source
vertex is connected to a destination vertex, we need to traverse through the
list indexed by the source vertex and find the connectivity.
3.4 Parallel Implementation and Analysis
Four of the five steps in our method can be run in parallel, which are steps
2-5 in 3.2.2. In this section, we present how to run these steps in parallel.
Starting with section 3.4.1 which contains the details of how to pre-process
the graph and change the nodes ordering to help achieve an efficient parallel
execution. In section 3.4.2, we present the data structure used to store the
intermediate computing results during the graph processing. The OpenMP
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paradigm is explained in section 3.4.3. Finally, in section 3.4.4 we present
our method for reducing the memory consumption for storing the computing
results and therefore enable the processing of bigger graphs.
Figure 3.4: Reordering the nodes by renaming a node with its index.
3.4.1 Graph Preprocessing
Graph preprocessing is a crucial step to achieve an efficient parallel pro-
cessing. We preprocess the graph by i) partitioning it into subgraphs and ii)
rearranging the vertices in each subgraph.
For partitioning, the graph is divided into a number of parts (sub-graphs).
Each part is assigned to be run on one core (by one thread). As discussed
in stage 1 of our method 3.2.2, the Breadth-First-Search algorithm is used
to achieve this task. One benefit of using BFS is that it can achieve the
connectivity, i.e., all nodes in a subgraph are connected. Besides, BFS visits
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Graph’s name
The number of nodes
in a level
The number of nodes that
need to be duplicated




rt israel. 732 200
Table 3.2: Example of number of nodes actually duplicated on real-world
networks
all nodes by travelling all edges. Accordingly, we can track the paths. Then
We can transform the graph into a graph with levels. Consequently, a node
in level 0 has no direct connection to a node in level 2 and needs to pass
through at least one node in level 1. Similarly, a node in level 0 needs to
pass through at least one node in level 1 and one in level 2 to reach a node in
level 3. This indicates that the shortest path between two nodes in different
levels is the path with the minimum cost crossing the levels. This can be
modelled in the following equation 3.4
W (vLi , vLi+2) = Min{W (vLi , vLi+1) + W (vLi+1 , vLi+2)} (3.4)
We use this observation to choose the nodes in a level to be common nodes
between two graph partitions. The common nodes can be regarded as the
interface between two neighbouring partitions. Take the graph in figure 3.1
as an example, level 2 is duplicated, if node 1 in partition P1 wants to reach
node 8 in partition P2, then the path contains at least one node from level
2, which is 4 in this situation.
Duplicating a node does not mean that we have to process it twice because
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the edges of the node are not doubled. The only edges that are duplicated
are those connecting the common nodes. Therefore, when processing this
node, the number of operations is the same, but the nodes and edges in each
subgraph are processed in parallel. Suppose that s is a node in the duplicated
level i. It has five edges with two connecting to the nodes in level i− 1 and
three to level i + 1. When we examine s, two edges will be processed in first
subgraph and three in the second subgraph. The total number is five, same
as when we process the entire graph as a single part. When a node in the
level along which the graph is partitioned is not connected to the next level,
this node will not be duplicated. When a graph is sparse, there are usually a
limited number of nodes that are connected to the next level. Table 3.2 list
the examples in real world networks.
Graph preprocessing in this work also involves reordering the nodes in
the partitions by renaming a node with its index. The idea is to assign the
nodes to the partitions in the ascending order of index. Taking the graph
in figure 3.4 as an example, we have 9 nodes named 0, 1, 2, ..., 8. After
partitioning the graph without reordering the nodes, nodes (4,6,0,1,5,7) are
assigned to P1 while nodes (1,5,7,8,2,3) assigned to P2. After reordering, the
nodes are re-named by the order in which BFS visits the nodes, which we call
the indices of the nodes. Then, P1 contains nodes (0,1,2,3,4 and 5), while
P2 contains nodes (3,4,5,6,7 and 8). There is no extra cost for reordering
since it is conducted while BFS runs. Besides, the information about the
partitions is stored in an array. The size of this array is equal to the total
number of partitions plus one, i.e., the size is P + 1. Each index points to
a partition that the node belongs to and holds two values related to this
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partition. The first value is the index of the first node in the partition, while
the second is the total number of common nodes between this partition and
the neighbouring partition. For the last index of the array, the first value is
the size of the entire graph while the second value is zero.
The reordering method can improve the performance by saving enormous
memory space. To understand the benefits of reordering, let us take a look
at how to find the shortest paths between the nodes in different partitions
(step 4 and 5). To find those paths, we need three pieces of data, the node
in the one partition, the node in the other partition and the common nodes
between the two partitions. The naive way is to store the nodes of each
partition in a separate array, and store the common nodes between each
pair of neighbouring partitions in another different array. This means that
P+P−1 arrays are needed to store the information, which makes it inefficient
to loop through the info. For example, in order to pick a source node from
the first partition, we need to loop through the common nodes to make sure
it is not one of the common nodes. It is similar for picking the destination
node from the other partition. But now the nodes are in the ascending order
after reordering. We can replace all these arrays with only one array, and
use this array to find the information we need by using simple mathematical
calculations. For example, if you need to find a node in partition Pi, then
it is in the range of (Ar[Pi][0], Ar[Pi+1][0]). The common nodes between
neighbouring partitions Pi and Pi+1 are in range (Ar[Pi+1][0], Ar[Pi+1][0] +
Ar[Pi][1])). Algorithm 3 describes how a thread uses the reordering array to
find the shortest path between the nodes in different partitions.
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The time complexity of graph preprocessing (3.2.2) is O(v + E). It can
be parallelized by running the breadth first search algorithm in parallel, re-
garding which there are many works such as the work presented in [58][16][8]
[43].
Algorithm 2 The Algorithm for Graph Preprocessing
Input: BFS(G, s), where G is the weighted graph, s is the source node to
start the BFS from.
Output: Indexing Array
1 Let q be a Queue;
Index[Vi] array with size equal to the total number of vertexes in G)
count = 0;
Add label to s = count;
Index.insert(s,count);
q.enqueue(s)
while q is not empty do
2 n = q.dequeue;
for all neighbours w of n in Graph G do
3 count = n.lable;
if w is not labled then
4 lable w with count+1;
Index.insert(w,count);
q.enqueue(w)
3.4.2 Storing the Result
The data structure we used to store the distance of the shortest path
between the nodes is a 2D matrix. One advantage of using a matrix is that
searching and updating the matrix are efficient with the time complexity
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of O(1). The matrix size is N ∗ N , where N is the total number of nodes
in the graph. A row or a column index corresponds to a node, while an
element [i, j] in the matrix holds the weight of the edge connecting node i
and j. At the beginning, the elements in the diagonal of the matrix are filled
with 0 (representing the distance from a node to itself), while other elements
are filled with an infinity (∞) (representing the current distance between a
node and another node). Since in this chapter we are considering the shared
memory architecture, each CPU core can access the matrix and update the
values. At the end of stage five of our method, the matrix will be filled with
the distances of the shortest paths between any two nodes in the graph.
Algorithm 3 The algorithm of combining the local results
Input: Ar (the partitioning array withe the size of (P+1)), M (the matrix
holding the distances of the shortest paths between nodes in graph
G)
Output: Result matrix [M] of APSP in G
1 parts = total number of partition
Rank = partition rank(0 to parts-1);
for x = Rank +1 to parts do
2 for i = Arrank,0toArrank+1,0 do
3 for j = Ar(x,0)+(x−1,1)toAr(x+1,0)+(x,1) do
4 for c = Ar(x,0)toAr(x,0)+(x−1,1) do
5 if Mi,j > Mi,c + Mc,j then
6 Mi,j = Mi,c + Mc,j;
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3.4.3 OpenMP
The OpenMP parallel programming paradigm is used to implement run-
ning a sub-graph on a CPU core (by a thread) in parallel and synchronised
the running of multiple threads. Every thread searches for the shortest path
between the common nodes and all other nodes in a subgraph. The Dijkstra’s
algorithm is used to find the shortest path. The time complexity of this step
is O(EilogVi) (where Ei is the total number of edges and Vi is the total num-
ber of vertices in a subgraph). During the searching for the shortest paths,
the matrix is updated simultaneously by the threads. The number of times
each thread updates the matrix in stage 2 3.2.2 is Ci × (Ci − 1), while the
time complexity of stage 3 3.2.2 is (Vi−Ci)× ((Vi−Ci)− 1) +Ci× (vi−Ci).
The number of operations in stage 4 3.2.2 and stage 5 3.2.2 can be modelled
by the following equation, where C is the total number of common nodes




Vi × Ci,i+rVi,i+r|1 ≤ r ≤ Pi (3.5)
As all threads process their subgraphs in parallel, the total time of our
method is equal to the maximum time taken by a thread to finish all the
five stages of the method.
3.4.4 3D Matrix As Data Structure
One disadvantage of the shared memory architecture is the limitation of
its memory, which can restrict the size of the graph we can process. In the
case of the APSP, the bigger the graph, the more memory space is needed
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to store the results (distances of the shortest paths). In our method, a 2D
matrix is used to store the results, which needs the memory space of n2/8
bytes, where n is the total number of graph nodes. We propose a new data
structure, which is a 3D matrix, to store the results. In this data structure,
only the weights needed to calculate the distances of other paths are stored.
With this new data structure, less data are stored. Consequently, the memory
consumption is reduced, which allows us to process larger scale graphs.
In stages 4 and 5, the information required to find the shortest path
between source node s and destination node t is the distance of the shortest
path between s and a common node and that from the common node to
t. Other data are not needed. For example, in figure 3.1 the shortest path
between 0 and 1 is not needed when we want to find the shortest path from
1 to 8.
Therefore, we replace the 2D matrix (N*N) with the 3D matrix. The
size of this 3D matrix is c ∗ n ∗ 2, where c (rows) is the total number of the
common nodes between all parts, n (columns) is the total number of nodes
in the graph, and the third dimension holds two values: i) the distance of
the shortest path from the common node to the node W (c, n), and ii) the
distance from the node to the common node W (n, c). In the case of the
undirected graphs, we do not need the third dimension since the two values
are the same. The reordering method presented in 3.4.1 is used to rearrange
the common nodes. Instead of using one array for columns and rows, two
arrays are used, one for columns which contain all nodes of the graph (from 0
to n− 1) while the other for rows which holds the common nodes only (from
0 to c− 1).
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3.5 Evaluation
In this section, we evaluate the method presented in this chapter to solve
the APSP problem. First, we compare the performance between the se-
rial implementation and parallel implementation. We test the method with
undirected and directed graphs of different sizes up to 128K. These graphs
are partitioned into a number of subgraphs up to 16, which are processed
on multiple cores (2, 4, 8 and 16). The graph generator presented in [49]
is used to create the graphs for testing. The generated graphs follow the
power-law distribution, which has been shown to be the property of most
of the real-world networks. Next, we compare our method with two exist-
ing APSP algorithms, n-Dijkstra [26] and ParAPSP [57]. The n-Dijkstra
algorithm parallelizes the traditional Dijkstra algorithm by running the al-
gorithm from multiple nodes in parallel. The nodes of the graph are divided
among the cores and are processed simultaneously until the shortest paths
between all nodes are found. The ParAPSP algorithm is one of the latest
works for solving the APSP problem in the shared memory architecture. It
is a modified Dijkstra’s algorithm, which utilizes the information obtained
in previous iterations during the processing and uses an ordering approach
based on node degree to reduce the parallel overhead. Finally, we evaluate
our method with even larger-scale graphs using the 3D matrix.
We conducted the experiments on a high-performance cluster called Orac
hosted in the Centre for Scientific Computing at the University of Warwick.
The cluster mainly consists of 84 Lenovo NeXtScale nx360 M5 servers, 128
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GB 2400 MHz DDR4 memory and 28 cores per node [77]. The network fabric
is Intel Omni-Path X16 with the bandwidth of 100Gbit/s. Throughout this
evaluation, we denote our method we presented by CNA (Common Nodes
Algorithm).
3.5.1 Speedup of our parallel implementation over the
serial implementation
Figure 3.5: The performance of our two parallel implementations comparing
to the serial implementation; The graph size is 16K
We first run the serial implementation of CNA, in which after the graph
is partitioned, the shortest paths between the nodes in all the subgraphs are
found in sequence and the aggregation of local results in each subgraph is
conducted in sequence. We run the parallel CNA in two different ways: i) the
graph is partitioned into a fixed number of subgraphs, and then the subgraphs
are assigned to a different number of cores for processing; ii) the number of
subgraphs that the graph is partitioned into is the same as the number of
cores in the multicore computer, and then each subgraph is assigned to a
core.
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Figure 3.5 shows the comparison between the serial implementation and
the two parallel implementations of our CNA.
The graph size used in this experiment is 16K. The graph is partitioned
into 2, 4, 8 and 16 subgraphs. When the graph is partitioned, the cost
of finding the APSP is reduced significantly. The cost of finding shortest
paths between the nodes in different partitions are replaced with the cost
of aggregating the local results in subgraphs, which is much lower. As the
result, we can observe that the more partitions, the faster the algorithm is
for solving the APSP problem. Figure 3.6 (a) shows the performance of serial
CNA and parallel CNA as the number of partitions increases.
Parallel-2 in figure 3.5 is the parallel CNA when the subgraphs are pro-
cessed simultaneously on multiple cores. It can be seen from figure 3.6(b)
that our parallel CNA delivers the outstanding performance, comparing to
the serial CNA.
In parallel-1 in this experiment, the number of partitions is fixed to 16,
which are then processed on a different number of cores (2, 4, 8 and 16).
The results are shown in figure 3.5. We can see from this figure that it is
faster than parallel-2 when the number of cores is small. It catches up as the
number of partitions increases.
3.5.2 Evaluating CNA with different parameter set-
tings
In this subsection, we evaluate parallel CNA with different settings for
graph size and the number of partitions and compare it with the n-Dijkstra
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(a) (b)
Figure 3.6: Speedup of serial and parallel CNA, Graph size is 16K
algorithm and the ParAPSP algorithm. The graph size is 2K, 4K, 8K and
16K. The graph is divided into up to 16 subgraphs.
Figure 3.7 shows the experimental results with undirected graphs. We can
observe from this figure that parallel CNA achieves the outstanding perfor-
mance with different sizes of graphs, comparing to n-Dijkstra and ParAPSP.
It solves the APSP problem for the graph of 2K size in about 0.06 seconds,
which is 2.5x faster than ParAPSP and 3.5x faster than n-Dijkstra. Besides,
for big graphs, it takes about 0.3 seconds to process the 16k graph. We
observed the similar results when conducting the experiments with directed
graphs. The results are shown in figure 3.8.
An important factor that affects the performance of parallel CNA is the
number of subgraphs that we partition the graph into. Unlike n-Dijkstra and
ParAPSP, after the graph partitioned the computation cost for the steps of
finding the shortest paths among nodes in the same partition is reduced in
the CNA. Consequently, the more partitions the graph is divided into, the
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better performance parallel CNA can deliver. We can observe from figure
(a) 3.7 that when the number of partitions is equal to two, parallel CNA is
about 1.5x faster than n-Dijkstra and 1.08x faster than ParAPSP. When we
partition the graph further into 16 subgraphs, it is 6.4x faster than n-Dijkstra
and 4.5x faster than ParAPSP. Accordingly, for CNA parts in figure 3.9, we
partitioned the graph into a fixed number of subgraphs (16) and ran it on
different number of cores. We can see that the excellent performance is
achieved by CNA parts in a small number of cores (2 and 4).
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Figure 3.7: Comparing CAN, n-Dijkstra and ParAPSP on undirected graph
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Figure 3.8: Comparing CAN, n-Dijkstra and ParAPSP on directed graph
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Figure 3.9: The performance of the two versions of parallel CNA. The graph
size is 16K
3.5.3 Evaluating the parallel CNA with larger scale
graphs
In this subsection, we test the ability of our method in processing big
graphs by using the 3D matrix as the data structure to store the results. We
increase the graph size from 32K, 64K to 128K and show the results in figure
3.10. We can see that our method solves the APSP problem using 16 cores
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(c) (d)
Figure 3.10: Experiment on big graphs
.
3.6 Summary
In this chapter, we presented a new method to find the APSP of sparse
graphs on a shared memory architecture. In the method, we partition the
graph into smaller subgraphs and compute the APSP for each subgraph in
parallel, and then aggregate the local results. The BFS algorithm is used to
determine the common nodes between neighbouring subgraphs. The com-
mon nodes are duplicated, which can reduce the computation of APSP sig-
nificantly and consequently improve the overall performance. The proof of
the method correctness is given. Further, openMP is used to schedule the
work among the CPU cores. Although we design this method for the shared
memory architecture in this chapter, we still manage to process big graphs
by designing a data structure (3D matrix) to store the results, which reduces
the memory consumption significantly. We conducted the experiments on
a high-performance cluster and evaluated our method with different experi-
mental settings. The experiment results show that our method is up to 6x
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faster than the existing methods in literature.
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CHAPTER 4
Developing the Parallelization Methods for Finding the
All-Pairs Shortest Paths in Distributed Memory
Architecture
4.1 Introduction
Distributed memory architecture such as a cluster is another mainstream
parallel processing architecture. Communication cost is an important factor
that affects the performance of parallel applications running in distributed
systems. When dependent tasks are processed on different processors in a
distributed memory computing system, the processors need to communicate
with each other to obtain the information needed to progress further. If the
communication cost is high, it will cancel the advantage of running the appli-
cation in parallel. In the APSP problem, the edges between nodes represent
the dependent relation between nodes. How the graph is partitioned and the
way in which the processors communicate with each other will have signifi-
cant impact on the communication performance. In this chapter, we address
this problem and propose an efficient method to solve the APSP problem in
distributed memory architecture.
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In this method, the graph is partitioned into subgraphs. Each subgraph
is assigned to a processor and all-pairs shortest paths in each subgraph com-
puted in parallel. Next, the local results in sub-graphs are combined to find
all pairs shortest paths in the entire graph. We propose two communication
patterns for the sub-graphs to propagate the local results. The commu-
nication patterns are implemented using Message Passing Interface (MPI).
Further, we modelled the computation time and communication time with
these two communication patterns. Moreover, we conducted experiments
to verify the effectiveness of the communication patterns and the proposed
method.
4.1.1 Motivation
In chapter 3, we presented a method to solve the APSP on a shared mem-
ory environment. Shared memory architecture such as a multicore machine
is a mainstream parallel processing architecture. The main advantage of the
shared memory architecture is the fast communication between the process-
ing cores. However, the scale of the graphs that can be processed by a shared
memory machine is limited by the memory size and the number of cores in
the machine. In order to alleviate the resource limitation in a single shared
memory computer, we develop a parallelization scheme for the distributed
memory architecture such as a cluster to solve the APSP problem. By adding
more machines, our method can process even larger scale graphs and achieve
a much higher degree of parallelism.
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The remainder of this chapter is organized as follows. In Section 4.2 we
present our distributed method in detail including the two communication
patterns. Then we analyze the method mathematically in Section 4.3. Sec-
tion 4.4 presents the experiments and discusses their results. Finally, this
chapter is concluded in Section 4.5.
4.2 Solving APSP in distributed memory ar-
chitecture
In this section, we detail the method for solving the APSP problem in dis-
tributed memory architecture, which is extended from the method developed
for shared memory architecture (presented in Chapter 3).
4.2.1 Computing Operations
In this method, the graph is preprocessed in the same way as that for
shared memory architecture. Namely, the graph is tranformed to levelled
graph and then partitioned into subgraphs along the nodes at certain levels.
The common nodes between neighbouring subgraphs are duplicated. Each
subgraph is then allocated to a processor in the cluster, and handled by a
process in parallel.
When finding the APSP for the allocated subgraph on a processor, the
process creates a distance matrix with size n ∗m to hold the distance of the
found shortest paths, where n is the total number of nodes in the subgraph
assigned to the processor, and m is the total number of nodes in the whole
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(a) First pattern
(b) Second pattern
Figure 4.1: A case study for the combination of local results with the two
communication patterns
graph. A process finds the shortest paths between any two nodes in the local
subgraph, and then exchanges the distances of the shortest paths between
common nodes with its neighbouring processes. The exchanged information
will be used to combine the local distances in each subgraph and obtain the
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distances of the shortest paths for the entire graph.
After process A receives the distance of shortest paths between common
nodes from a neighbouring process (e.g., process B), A compares them with
the distance of shortest paths between common nodes calcualted locally by
process B, and then updates the distances between common nodes by the
smaller values in the distance matrix . When a process updates any value
in the distance matrix, it adds an edge in the graph connecting the corre-
sponding nodes, and the updated value is assigned as the edge weight. After
the above steps are completed, the distance matrix has the distances of the
shortest paths between any two nodes in the same subgraph.
Next, we need to find the shortest paths between the nodes in different
subgraphs. In order to achieve this, the processes propagate their local results
to other processes. Assume vi is the source node in subgraph A, vj is the
destination node in subgraph B, and vCm is the common nodes between
subgraphs A and B. When the process handling subgraph A receives the
local results from the process handling subgraph B, it applies the following
equation to update the distance matrix. Where W (vi, vCm) is the distance of
the shortest path that is calculated locally in subgraph A and W (vCm , vj) is
the value received from subgraph B.
W (vi, vj) = Min{W (vi, vCm) + W (vCm , vj)|1 ≤ m ≤ r} (4.1)
After propagating the local results, the matrix will eventually have the
solution of the APSP problem for the entire graph.
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4.2.2 Communication Pattern among processes
When running an application in a distributed memory architecture, we
need to consider the communication cost and reduce it as much as possible.
There are different ways for a process to propagate the local information to
other processes, which are called communication patterns.
An intuitive communication pattern is to make one process act as a mas-
ter, and all other processes send their local results to the master. The master
process combines the local results received to find the all-pairs shortest paths
for the entire graph (using the step of combining the results in chapter 3).
This intuitive communication pattern is good in terms of reducing the com-
munication cost since a process sends only one message. However, with this
communication pattern, the operations for finding the shortest path between
the nodes in different subgraphs are run in sequence by the master process
and lose the parallelization opportunity provided by the cluster. Another
straightforward pattern is to make every processor send it local results to all
other processors. However, there will be an excessive number of messages
transmitted on the network, which will be costly.
In this chapter, we propose two other communication patterns for the
processes to propagate the local results. Figure 4.1 illustrates these two
communication patterns. The communication patterns operate in rounds.
In round 1 of the first pattern, a process with the rank k sends its local
results to the process directly above it, i.e., the process with the rank of
k − 1 . In the next round, process k sends its local results to process k − 2.
The propagation continues until the local results of last process have been
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sent to the first process (with rank 0). For example, in figure 4.1 (a), there
are four processes ranked as 1, 2, 3 and 4. In the first round, process 4 sends
its local results to 3. At the same time, process 3 sends the local results to
2, so does process 2 to 1. In the next round, process 4 sends its results to
process 2 while process 3 sends its results to process 1. In the last round,
process 4 sends its results to process 1.
When a process receives the local results sent by another process, it finds
the shortest path between the nodes in these two different subgraphs. Algo-
rithm 4 outlines the steps of sending and receiving local results with pattern
1
In the second communication pattern, the processes are divided in groups.
Each group consists of two processors with one acting as the sender while the
other as a receiver. The receiver finds the shortest paths between the nodes in
these two different subgraphs in the same group. In next round, a new group
is established, which consists of the two receivers from two groups in the
previous round. One receiver sends the local results obtained from previous
round to the other receiver. The receiver will find the shortest paths between
the nodes in the two groups in this round. For example, in figure 4.1 (b),
there are four processes ranked from 1 to 4. In the first round, processes 4
and 3 are in one group, while processes 2 and 1 are in another group. Process
4 sends its local results to 3. Process 3 combines the local results of these two
processes to find the shortest paths between the nodes in these two different
subgraphs. At the same time, process 2 sends its results to 1. Process 1
combines the local results and finds the shortest paths between the nodes in
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Algorithm 4 Pseudo-code for sending and receiving local results with com-
munication pattern 1
Input: [Arrs] the array holding the shortest path values
Output: APSP matrix
1 Let Arrs be the array processors exchange;
Let size be the total number of processors;
Let rank be the the processors rank;
MPI Comm rank(MPI COMM WORLD,rank);
MPI Comm size(MPI COMM WORLD,size);
% sending loop
for (p = 0; p < size− 1; p + +) do
2 if rank > p then
3 MPI Bsend(ArrS,(rank − (p + 1))%size,MPI COMM WORLD);
4 % Receiving loop
if rank < size− 1 then
5 for (p = rank + 1; p < size; p + +) do
6 MPI Recv(ArrS, p, MPI COMM WORLD);
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the subgraphs handled by processes 0 and 1. In the next round, process 3
sends the results (including the results received from process 4) to process 1,
which finds the shortest paths between 1 and 3, 1 and 4, 2 and 3 and 2 and
4. The rounds continue until the local results of all processes have been com-
bined to find the shortest paths between any two nodes in the entire graph.
Algorithm 5 outlines the steps of sending and receiving results with pattern 2
The two communication patterns are analyzed in more details in section
4.3.
Algorithm 5 Pseudo-code of communication pattern 2 sending and receiving
Input: [Arrs] the array holding the shortest path values
Output: APSP matrix
1 Let Arrs be the array processors exchange;
Let size be the total number of processors;
Let rank be the the processors rank;
MPI Comm rank(MPI COMM WORLD,&rank);
MPI Comm size(MPI COMM WORLD,&size);
int group = 2;
while (group <= size) do
2 % Sending
if rank%group == (group/2) then
3 MPI Bsend(ArrS,(rank − (group/2)),MPI COMM WORLD);
group= group ∗ 2;
4 % Receiving
else if rank%group == 0 then
5 MPI Recv(ArrS, (rank + (group/2)), MPI COMM WORLD);
group= group ∗ 2;
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4.2.3 Reducing Message Size
In this section, we aim to reduce the size of the exchanged messages be-
tween processes. As discussed in previous subsection, we should reduce the
communication cost to achieve excellent overall performance in distributed
memory environments. One of the main factors that affect the communica-
tion cost is the size of the messages being transferred between processes.
The message sent by a process contains the distances of the shortest paths
between the nodes in the subgraph that the process is handling. The receiver
uses this information to find the shortest path between nodes in two different
subgraphs. A message sent by a process should contain n ∗ n elements,
where n is the number of nodes in the process’ subgraph, and n ∗ n is the
number of node pairs (hence the number of shortest paths) in the subgraph.
Each element carries three pieces of information, which is source node ID,
destination node ID and the distance of the shortest path between source and
destination nodes. Therefore, the size of the message is 3∗(n∗n). However, if
we look at equation 4.1, we can see that the information required to find the
shortest path between source node s in one subgraph and destination node
t in a different subgraph is the distance of the shortest path between s and
c and that between c and t, where c is the common nodes between the two
subgraphs. Therefore, the process does not need to send the information of
all shortest paths in a subgraph, but only send the information of the shortest
path between common nodes and other nodes in the subgraph. Therefore,
the total number of elements in the message can be reduced to c∗n, where |c|
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is the number of common nodes connecting the two subgraphs, and the total
message size is reduced to 3 ∗ |c| ∗ |n|. This is a massive reduction since the
number of common nodes is typically much less than the number of nodes in
a subgraph. Algorithm 6 outlines how a process decodes the message received
from another process, namely uses the information contained in the received
message to update its local distance matrix.
Algorithm 6 Pseudo-code of decoding the received message
Input: [Mr] the distance matrix in a processor; and [Arrs] the array proces-
sors exchange;
Output: APSP matrix [Mr]
1 int size;
int rank;
MPI Comm rank(MPI COMM WORLD,&rank);
MPI Comm size(MPI COMM WORLD,&size);
if rank < size then
2 MPI Recv(ArrS, p, MPI COMM WORLD);
for (x in Arrs) do
3 Mr[Arrs[x][0]], [Arrs[x][1]] == Arrs[x][3];
4.3 The Method Analysis
In this section, we analyze our method for distributed memory architec-
ture presented in the last section. Moreover, we present the details how the
processes combine the local results communicated with the two proposed
communication patterns and find the all-pairs shortest paths for the entire
graph.
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In the Stage of finding the all-pairs shortest paths in each subgraph in
parallel, any all-pairs shortest algorithm can be used. For example, if the
Dijkstra’s Algorithm is used, the time complexity of finding the all-pairs
shortest paths in a subgraph is O(n2i ), where ni is the number of nodes in
partition pi.
After all-pairs shortest paths in a partition are calculated by a process,
the process needs to exchange the information of the shortest paths between
common nodes with the neighbouring partition. Therefore, in this stage, in
order to calculate the shortest path between the nodes in two neighbour-
ing partitions (Eq. 4.1), one partition needs to send its information of the
shortest paths (i.e., W (vi, vkm) in Eq. 4.1 if vi is in the partition) to another
partition (assume the partition where vj in Eq. 4.1 is located). We pre-
sented two communication patterns to propagate location information. We
now analyze both of the communication patterns in detail.
4.3.1 Communication Pattern 1
As discussed in previous section, the propagation of local results is con-
ducted in rounds. In the first round, every partition Pi sends its local results
to Pi−1 in parallel, the process handling Pi−1 combines the local results in
partitions Pi and Pi−1. In this round, the number of messages transmitted
between partitions (processes) is P − 1 (P is the number of partitions). In
the second round, every partition Pi sends its local results to Pi−2 in parallel
in order to combine the local results in partitions Pi and Pi−2. The number
of messages transmitted is P − 2. The pattern continues until in the last
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round, the last partition PP sends its local results to the first partition P1,
and then local results in all partitions are combined. In pattern 1, the num-
ber of rounds is P − 1. The number of nodes in each partition is ni, and
the number of common nodes between Pi and Pi−1 is denoted by ci. The
size of the message sent by partition i is ci × (ni − ci), i.e., the number of
paths in a partition which needs to be sent to the neighbouring partition.
Since all messages in the same round can be transmitted in parallel, the total
communication time can be modelled by expression 4.2, where tm is the time
for sending a message with the unit size.
max{tm × ci × (ni − ci)× (P − 1)|1 ≤ i ≤ P} (4.2)
The maximum number of (vs, vt) pairs, where vs is in partition Pi while
vt is in partition Pi+1, is ni × ni+1. For each (vs, vt) pair, we need to try
all possible common nodes to determine the shortest path between vs and
vt. Therefore, in this stage, the maximum number of operations needed to
combine the local results of two neighbouring partitions Pi and Pi+1 can be
calculated by ni × |Ci,i+1| × ni+1. Every two neighbouring partitions Pi and
Pi+1 can combine the local results in parallel. Therefore, we can determine
the number of operations (i.e., the operation of calculating W (vi, vkm) +
W (vkm , vj) in Eq. 4.1) performed in leveli (denoted by R(leveli)) of pattern
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1 as follows.
R(level1) = max{ni × ni+1 × Ci,i+1|1 ≤ i ≤ P − 1}
R(level2) = max{ni × ni+2 × Ci,i+2|1 ≤ i ≤ P − 2}
.. ..
.. ..
R(levelP−1) = ni × ni+P−1 × Ci,i+P−1
(4.3)
Therefore, the computation time of combining local results with pattern





R(leveli)|1 ≤ i ≤ P} (4.4)
Combining Eq. 4.2 and Eq. 4.4, we can obtain the execution time for stages
4 and 5 with pattern 1 (denoted by Tptn1), which is




4.3.2 Communication Pattern 2
Figure (b) 4.1 shows communication pattern 2 used to propagate the local
results. In this pattern, every two subgraphs combine their local results and
form a bigger subgraph in each level. The size of a partition double as the
computation moves to the next level. As shown in the case study in figure
(b) 4.1, in the first level, part-1 combines with part-2 while part-3 combines
with part-4. In the second level, the newly combined part-3&4 combines
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with the new part-1&2. In level i, the size of the partition is 2i−1 × ni. In
pattern 2, the number of levels is log2 P . Similar as Eq.4.3, the number of
operations in level i of pattern 2 can be modelled by Eq. 4.6.
R(leveli) = max{(2i−1 × ni)2 × C2j+1,2(j+1)









R(leveli)|1 ≤ i ≤ P} (4.7)
Although the number of levels in pattern 2 is much less than that in
pattern 1, the message size in each level increases dramatically in pattern 2
(while in pattern 1, the message size remains the same in each level). The
message size sent by each partition (process) is ci× (ni− ci) in the first level
while the second level the message size become ci× (2ni− ci). In general, the
message size sent by each partition in ci × (2i−1 × ni − ci). Then the total




ci × (2i−1 × ni − ci)|1 ≤ i ≤ P} (4.8)
So the execution time for combining the local results with pattern 2 (de-
noted by Tptn2) can be modelled by Eq. 4.9.
Tptn2 = tc ×
log2P∑
i=1
R(leveli) + tm ×
log2P∑
i=1
ci × (2i−1 × ni − ci) (4.9)
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4.4 Experiments and Results
In this section, we will present the experimental results to verify the effec-
tiveness of our method. We first present the experimental settings including
the graphs and the supporting platform, and then conduct the experiments
to compare the two communications patterns and evaluate our methods with
large scale graphs.
Our parallelization method supports any sequential all-pairs shortest path
algorithm (to find APSP in a subgraph). The algorithm used in this eval-
uation is Dijkstra’s algorithm. In our experiments, since many real-world
graphs follow the power-law distribution [2][96], we used the power-law-based
graph generator [49] to generate the synthetic graphs. We generated the
graphs with different sizes, ranging from 1K nodes to 128K nodes. We con-
ducted the experiments on our high performance cluster called Orac. The
cluster mainly consists of 84 Lenovo NeXtScale nx360 M5 servers, 128 GB
2400 MHz DDR4 memory per node [77]. The network fabric is Intel Omni-
Path X16 with the bandwidth of 100Gbit/s. We partitioned a graph and ran
different partitions on different computing nodes of Orac in parallel. The
two proposed communication patterns are tested. MPI (Message Passing
Interface) is used to implement our parallelization method on the cluster.
4.4.1 Comparing Our Method With the n-Dijkstra’s
Algorithm
In this subsection, we compared our method with n-Dijkstra’s algorithm
[99]. n-Dijkstra’s algorithm is an existing algorithm that can be implemented
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in distributed memory architecture. This algorithm uses multiple processors
to run the single source shortest path algorithm in parallel. Each processor
processes a subset of graph nodes, finding the shortest path between each
node in this subset and any node in the graph.
However, one drawback of n-Dijkstra’s algorithm is that since a process
needs to find the shortest path between a node and any node in the graph,
every process needs to hold the entire graph. Therefore, although this al-
gorithm can be easily implemented in the distributed memory architecture,
it has the same limitation as the parallel APSP method for shared memory
architecture, i.e., the scale of the graph that the n-Dijkstra’s algorithm can
process is limited by the memory size of each processor in the distributed
memory architecture.
On another note, since in n-Dijkstra’s algorithm each processor finds the
shortest path between a node in its local node subset and any node in the
graph, there is no such a stage of combining the local results as in our method.
Even so, it can be seen from the experimental results presented in this section
that our method outperforms n-Dijkstra’s algorithm.
Figure 4.2 shows the comparison between our method and the n-Dijkstra
algorithm. As seen from Figure 4.2, our method performs much better than
n-Dijkstra when the number of partitions is small. When the number of
partitions increases, the performance of n-Dijkstra’s algorithm catches up
with the performance of our method. This is because n-Dijkstra’s algorithm
does not have the communication cost as explained above.
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Figure 4.2: Comparing our method with the n-Dijkstra algorithm
4.4.2 Communication Patterns Comparison
Figure 4.3 shows the execution time of our method with two communica-
tion patterns as we increase the number of partitions. The results show that
in all cases, our method with communication pattern 1 demonstrates much
better performance than pattern 2. As the number of partitions increases,
the performance difference becomes more prominent.
Table 4.1: Communication and combination times (in milliseconds) with
pattern 1 and pattern 2; the graph with 8K nodes are divided into 8 partitions
Pattern 1 Pattern 2
Progress levels Level-1 Level-2 Level-3 Level-4 Level-5 Level-6 Level-7 Level-1 Level-2 Level-3
Communication Time 0.7 0.7 0.7 0.7 0.7 0.7 0.7 0.7 1 4
Combination Time 1200 1200 1200 1200 1200 1200 1200 1200 5200 16900
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Figure 4.3: Comparing communication patterns 1 and 2; the number of graph
nodes is 8k.
It is not expected that pattern 2 shows poorer performance than pattern
1 since pattern 2 goes through a less number of rounds (levels) than pat-
tern 1 to combine local results in processes as analyzed in Section 4.3. We
conducted further analysis regarding this. Table 4.1 shows the comparison
between pattern 1 and 2 in terms of communication time and combination
time. the combination time is the time spent in combining local results in
neighbouring partitions as shown in equation 4.4 for pattern 1 and equation
4.7 for pattern 2. It can be seen from this table that with pattern 2, the
communication time and combination times increase dramatically as the al-
gorithm progresses along with the levels, while they remain almost constant
with pattern 1. There are two main reasons why pattern 2 performs poorly
comparing with pattern 1. First, in pattern 2, the message size increases
dramatically as the combination of local results goes on. The sharp increase
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in the communication cost slows down the progress. Second, as the algo-
rithm progresses to the next round, the number of partitions decreases by
half, which means that the degree of parallelism decreases dramatically as
the algorithm progresses. It can be seen from these results and analyses that
pattern 2 is not suitable for large-scale graphs.
Figure 4.4: Performance of our method as the number of partitions increases.
Another main factor that affects the performance of our method is the
number of partitions that the graph is divided into. We conducted experi-
ments to evaluate the impact of this factor. We generated two graphs (with
4k and 8k nodes and process them with an increasing number of partitions
under two communication patterns. Figure 4.4 shows the experimental re-
sults. With pattern 1, the execution time of our method decreases as the
number of partitions increases for the graphs with both 4k and 8k nodes.
Moreover, it can be seen that the execution time with pattern 2 is much
higher than that with pattern 1 for both graphs. These results verify the
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Figure 4.5: Performance of our method as the graph size increases.
results obtained in Figure 4.3. We also conducted the experiments with the
graph sizes increasing to 128k. The similar trends can be observed with those
larger-scale graphs.
Another observation is that with pattern 2, the execution time remains
almost unchanged as the number of partitions increases for the graph with
4k nodes. This is because the execution time is dominated by the commu-
nication cost when the graph is of a relatively small scale (4k). When the
number of graph nodes is 8k, the execution time decreases when the number
of partitions increases from 2 to 8. However, when the number of partitions
further increases to 16, the execution time increases slightly. This is also due
to the high communication cost in pattern 1. Increasing the number of par-
titions further will greatly increase the communication time, which cancels
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the decrease in computation time in each partition.
4.4.3 Performance on Big Graphs Evaluation
Graph size is obviously one of the most important factors that deter-
mines the execution time of a graph processing algorithm. Figure 4.5 shows
the performance of our method with the graphs of different sizes. In these
experiments, the graph size increases up to 128k and the graphs are pro-
cessed by up to 64 processors. Only pattern 1 is presented since it achieves
better performance than pattern 2 as shown in Figures 4.3 and 4.4. With a
particular graph size, we ran the experiments on the number of processors
increasing to 64 and chose the number of processors that delivered the best
performance, which is the performance plotted in the Figure. We also used
the n-Dijkstra algorithm to process those graphs and show their performance
as the baseline in Figure 4.5.
As we can see from Figure 4.5, the execution time achieved by our method
increases as the graph size increases, but is still less than that delivered by the
n-Dijkstra algorithm in all graph sizes. Remember that we discussed at the
beginning of this section that there is no communication cost in n-Dijkstra.
Even so, our method still outperforms n-Dijkstra in all cases presented in
the figure. These results indicate once again that our algorithm designed for
distributed memory architecture is efficient.
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4.5 Summary
We presented a new method to solve the APSP problem for the dis-
tributed memory architecture, aiming to address the limitation of the par-
allel APSP method developed for the shared memory architecture. In our
method, the entire graph is partitioned into sub-graphs, each being allocated
to a processor. The processors process their local sub-graphs in parallel and
find the shortest paths between any node in the subgraphs. Then the local
results are combined through two proposed communication patterns to ob-
tain all-pairs shortest paths for the entire graph. We used MPI to implement
our method. The experiments show that our algorithm can find 16 million
paths (in the graph with 4k nodes) and 64 million paths in about two seconds
and five seconds, respectively.
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CHAPTER 5
Accelerating The solving of the All Pair Shortest Path
Algorithm with GPU
5.1 Introduction
Graphics processing units (GPUs) have been developed for computation-
intensive applications and improved the performance significantly. Many
researchers used GPU to improve the performance by taking advantage of
its much more processing cores than multi-core computers [15]. Many ap-
plications have been accelerated through GPU programming, such as deep
learning and neural networks, image processing, scientific computing, medi-
cal imaging, cryptography, and so on [12]. One of the areas in which GPU
is used is solving the problem of finding shortest paths [88].
In this chapter, we present a hybrid method that uses both CPU and GPU to
solve the APSP problem for a weighted graph. This method parallelizes the
first three steps of our CNA (common node algorithm, presented in Chapter
3) on the CPU and the last two steps, which combine the local results, on
the GPU. The steps run in the CPU used OpenMP for parallelization in the
same way as we did in chapter 3. For running the steps on GPU, Cuda is
used for programming the steps. Two approaches are designed to combine
the local results. We call these approaches Hybrid Thread and Hybrid Block
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(H-thread and H-block for short). Each approach employs its own way of
scheduling the operations on the GPU. Moreover, both H-thread and H-block
ensure achieving excellent performance by considering two factors: i) mini-
mizing the communication between the host (CPU) and the device (GPU),
and ii) launching the appropriate kernel to take advantage of the GPU power.
In addition, we also extend our GPU version of parallel CNA to work in a
multi-GPU system in order to further accelerate the processing.
We conducted the experiments with different graph sizes and compared our
hybrid CNA (HybridCNA) with our shared memory-based CNA (SM-CNA),
n-Dijkstra algorithm [26] and ParAPSP algorithm [57]. Besides, we test Hy-
bridCNA with different real-world graphs such as social networks and road
networks. The experimental results show that HybridCNA can achieve far
better performance than other methods.
5.1.1 Motivation





Table 5.1: A case study of finding APSP in a graph with the size of 4k size;
the graph is divided into two partitions.
Solving the APSP problem is computation expensive. With the meth-
ods proposed in previous chapters, these computations can be performed in
parallel. We have shown that our parallelization methods can achieve ex-
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cellent performance. However, one of the factors that affect the number of
operations in our method is the number of common nodes between the parts
(subgraphs). When there is one more common node between two partitions,
thousands of more computations may be needed depending on the number of
nodes in the subgraph. As shown in table 5.1, the time increases dramatically
when the number of common nodes increases. Therefore, if we can further
parallelize these computations in the stages of combining local results, we can
further improve the performance. The steps of combining local results, i.e.,
step 4 and 5 in our CNA 3.2.2, find the shortest paths between the nodes in
different parts. The shortest path is the one with the minimum cost among
all paths that connect the source and destination nodes and cross one of the
common nodes between the two subgraphs. So the computations are inde-
pendent and can be parallelized. Taking figure 5.1 as an example, finding the
shortest path between node 0 in the first partition and node 7 in the second
partition can be computed in parallel with finding the shortest path between
node 1 and node 7. Unlike the CPU, which is limited by the number of
CPU cores, GPUs have thousands of processing cores and therefore has the
ability to run thousands of operations in parallel. Since we may have to per-
form millions of operations (depending on the graph size) for combining the
local results to find the shortest between any nodes in different subgraphs,
GPU provides an excellent opportunity to further accelerate the combining
process.
The remainder of this chapter is organized as following: Section 5.2
presents the hybridCNA for solving the APSP problem, which includes the
steps running on CPU, the steps on GPU and the communication behaviour
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Figure 5.1: Example of a graph being partitioned into two subgraphs
between them. In section 5.3, we explain the two approaches of finding the
shortest paths between the nodes in different parts (combining steps) on the
GPU. Section 5.4 extends the HybridCNA to the multi-GPU environment.
Experimental results are presented and analyzed in Section 5.5. Finally, the
chapter is summarized in section 5.6.
5.2 HybridCNA
HybridCNA further accelerates SM-CNA (shared memory-based CNA)
presented in chapter 3. The acceleration works by processing the steps of
combining local results on GPU. In this section, we present the details of
HybridCNA. In particular, we describe the steps executed on the CPU and
those run on the GPU as well as the mechanism through which the CPU and
the GPU transfer the data between each other.
5.2.1 Processing on CPU
The steps run on the CPU (host) start with reading the graph and par-
tition it into a certain number of subgraphs. Then the 2D distance matrix
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are created, which is updated with the distances of the shortest paths during
the processing. OpenMP is used to generate threads and each thread runs
on a CPU core to process a subgraph. All CPU threads are running simul-
taneously to find the shortest path between the nodes in the same subgraph.
Each thread updates the distance matrix with the distances of discovered
shortest paths. CPU allocates the device memory on GPU. The size of the
allocated memory equals to the size of the 2D distance matrix in the CPU
memory. After this, the processing on CPU is completed and the execution
is shifted to GPU by lauching the GPU kernel, which is used to aggregate
the local results between the subgraphs and find the shortest paths between
the nodes in different subgraphs. We refer to this process the combining pro-
cesses. When the combining process is completed on GPU, GPU transfers
the updated distance matrix, which now holds the distances of the shortest
paths beween any two nodes in the entire graph, to the host.
5.2.2 Processing on GPU
The threads on the GPU run simultaneously and apply the following
equation to combine the local results in each subgraph and find the shortest
paths between the nodes in different sub-graphs.
W (vi, vj) = Min{W (vi, vCm) + W (vCm , vj)|1 ≤ m ≤ r} (5.1)
The threads find the values W (vi, vCm) and W (vCm , vj) in the distance
matrix, which is received from the CPU. Then the threads update the matrix
by adding the found values (W (vi, vj)). Finally, after finding all shortest path
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between nodes in all subgraphs, the GPU sends the distance matrix back to
the CPU. We design two approaches, called H-Thread and H-Block, to manga
the execution of the GPU threads for combining local results. The details of
these two approaches work are presented in section 5.3.
5.2.3 Data Transferring
The communication between the CPU and the GPU needs to be mini-
mized in order to achieve good overall performance. The threads on GPU
perform the steps of combining the local results. As presented before, in
these steps, the threads find the shortest path between two nodes in different
subgraphs among all paths that connect the source and destination nodes
and pass through one of the common nodes. Assume s is source node in the
first subgraph, t is the destination node in the second subgraph and c is the
common nodes connecting two subgraphs. Then the information required to
find the shortest path between s and t is the shortest path between s and c,
and between c and t. This information is stored in the distance matrix hold
in the CPU memory. This distance matrix needs to be transferred from CPU
memory to GPU memory. Unlike many GPU works for solving the shortest
path problem, we do not need to copy the graph itself to the GPU, but only
copy this distance matrix once, which reduce the communication cost and
also allows us to solve the APSP for even bigger graphs that cannot be fit
in the GPU memory. When the graph is so big that the corresponding 2D
matrix is bigger than the GPU memory, we can use the 3D matrix presented
in 3.4.4 as the data structure or partition the matrix along the rows and send
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a subset of rows in the matrix to the GPU at a time.
5.3 H-Thread and H-Block approaches
The key factor of achieving excellent performance on the GPU is by man-
aging how the threads act to fulfil the work. In this section we propose two
approaches to manage the GPU threads.
5.3.1 Parallelizing the Combining Steps of HybridCNA
We refer to the combining step which aggregates the local results from the
subgraphs as an operation. Namely, every two subgraphs need to consume
one operation to find the shortest path between their nodes. Toward execut-
ing this combing step, we need to do a certain number of operations. The
total number of these operations can be calculated by the following equation:
P−1∑
i=1
P − i , P is the total number of partitions (5.2)
Now we get into the details of these operations and the parallelism pos-
sibility.
Suppose that we have a graph partitioned into five parts ranked as 0,
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1, 2, 3 and 4. The operations needed to combine the results are illustrated
in table 5.2, where “0 to 1” represents finding the shortest paths between
the nodes in partitions 0 and 1. There are two types of parallelism we can
exploit:
1. Operations parallelism :
Operations parallelism runs more than one operation at the same time.
Since some operations are independent, such as (0 to 1) and (1 to 2)
(which are the operations in different columns in table 5.2), they can
be run in parallel. However, the operations in the same column in the
table have dependency and have to be run in sequence. For example,
the operation (0 to 2) can only start after (0 to 1) has been completed.
2. Nodes parallelism :
Nodes parallelism finds the shortest paths between the nodes in two
different subgraphs (one operation) in parallel. For example, if s and
t are the nodes in partition 0, finding the shortest paths from s to all
nodes in the partition 1 can be run in parallel with finding the shortest
paths from t to all nodes in the partition 1.
Based on these two types of parallelism, we designed two approaches
(H-Thread and H-Block) to achieve the parallelism on the GPU, aiming to
exploit the full potential of GPU.
5.3.2 H-Thread
In this approach, all the GPU threads operate to find the shortest path
between two partitions at a time. The node parallelism is implemented,
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which finds the shortest path of the nodes in one partition to the nodes on
another partition in parallel. The operations are run in sequence.
The H-Thread works by assigning a certain number of nodes to a thread,
ranging from 1 to ni, where ni is the total number of nodes in the subgraph.
When all threads complete the processing, they repeat the processing for next
operation until all operations have been completed. Consdier the example
in table 5.2. The nodes in subgraph 0 are assigned to a number of threads.
Each thread finds the shortest path between the nodes assigned to it and
all nodes in subgraph 1. After the first operation is completed, the threads
move to run the second operation (0 to 2). The procedure goes on until the
last operation, (3 to 4), has been completed. Algorithom 7 shows the process
of the H-thread approach.
Algorithm 7 Pseudo-code of H-Thread
Input: [Mr] the distance matrix; [P ] the total number of partitions; and
[Ci,j] the list of common nodes between subgraphs i and j;
Output: APSP matrix [Mr]
1 index = blockIdx.x * blockDim.x + threadIdx.x;
x= index;
for i in range(0 to P − 1) do
2 x= x+ rank of first node in i;
for j in range(i + 1 to P − 1) do
3 for y in j nodes do
4 for c in Ci,j do
5 if Mr[x][y] > Mr[x][c] + Mr[c][y] then
6 Mr[x][y] = Mr[x][c] + Mr[c][y];
The number of nodes assigned to a thread equal to (ni
Ti
|Ti ≤ ni), where
85
5. Accelerating The solving of the All Pair Shortest Path Algorithm with GPU
ni is the total number of nodes in a subgraph and Ti is the total number of
threads launched to run the kernel. The maximum number of threads that
can be launched equals to the total number of nodes in the biggest subgraph.
The time that a thread takes to complete one operation is modelled as follows,
where ni is the total number of nodes in subgraph i and ci,i+1 is the total
number of common nodes that connect the two neighbouring subgraphs i
and i + 1.
ni
Ti
× ci,i+1 × (ni+1 − ci,i+1) (5.3)
Thus the total time a thread takes to cover all the operations (denoted by
ttime) can be modelled by the following equation:where Pi is the total number









ci,j × (nj − ci,j) (5.4)
Using equation 5.4, we can apply the following equation to calculate the
total time that the GPU kernel takes to finish the combing step with the
H-Thread approach, Where CO is the communication time between CPU
and GPU
GPUtime = max{ttime}+ CO (5.5)
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5.3.3 H-Block
In the H-Block approach, the GPU threads are divided into a number of
blocks. Each block has a number of threads. We schedule the operations be-
tween the blocks. The block of threads process the operations simultaneously
to find the shortest paths between the subgraphs. Both operation parallelism
and node parallelism are implemented in this approach. For instance, if we
schedule the operations in table 5.2 to run by four blocks, the operations 0
to 1, 1 to 2, 2 to 3 and 3 to 4 will be run by four blocks in parallel, which
is the operation parallelism. Moreover, the threads in each block finds the
shortest paths between the nodes in one operation in parallel, which is the
node parallelism. Algorithm 8 outlines the H-Block approach.
The maximum number of blocks that we generate is Pi − 1, where Pi is






,Bi ≤ Ti, where Ti is the total number of threads launched and Bi
is the total number of blocks generated. The time that a thread needs to
complete one operation is modelled as follows, where Tb is the total number
of threads assigned to a block.
ni
Tb
× ci,i+1 × (ni+1 − ci,i+1) (5.6)
The total time that a thread in one block needs to complete all the op-
erations, denoted by (tbtime), can be calculated by the following expression,
where Si is the total number of subgraphs assigned to the block.
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Algorithm 8 Pseudo-code of H-Block
Input: [Mr] the distance matrix; [P ] the total number of partitions; and
[Ci,j] the list of common nodes between subgraphs i and j;
Output: APSP matrix [Mr]
1 index = threadIdx.x;
i = blockIdx.x;
x= index+ rank of first node in Pi;
for j in range(i + 1 to P − 1) do
2 for y in j nodes do
3 for c in Ci,j do
4 if Mr[x][y] > Mr[x][c] + Mr[c][y] then









ci,j × (nj − ci,j) (5.7)
Btime is the time that a block needs to find the shortest paths between
all the subgraphs assigned to it. We can calculate it by taking the maximum
of equation 5.7 (i.e., max{tbtime}). Lastly, we can apply the following ex-
pression to determine the total time that a GPU requires to accomplish the
combining task with the H-Block approach, where CO is the communication
time between CPU and GPU
GPUtime = max{Btime}+ CO (5.8)
Which approach should be used depends on the type of graph we are
processing. We compare the H-Thread and H-Block approaches in detail in
the evaluation section 5.5.
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5.4 Solving APSP on Multi-GPU systems
Figure 5.2: Scheduling the operations of a graph partitioned into five sub-
graph to run on three GPUs
In last section, we presented our HybridCNA method based on a single
CPU (plus a single GPU). In this section, we extend the method to be run
on the computer which is equipped with multiple GPUs. In this setting,
the CPU schedules the operations to run across multiple GPUs. The CPU
sends the required data to each GPU and launch the kernels, and all GPUs
process the operations in parallel. The result matrix is copied to all GPUs.
Moreover, this matrix will hold the distances of the shortest paths between
any nodes in the entire graph after all GPUs complete their work. When
launching the kernels, we choose the H-Thread or H-Block approach to man-
age the threads in each GPU. Which approach should be used depends on
the operations assigned. Take the operations in figure 5.2 as an example. In
GPU1 and GPU2, we can use only the H-Thread approach since the oper-
ations depend on each other. On GPU3, however, we can use the H-Block
approach (operations in a different colour are independent with each other).
The time that each GPU needed to complete the work can be calculated
by equation 5.5 or equation 5.8 depending on which approach is used. The
total time of combining the local results on a multi-GPU system equals to
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max{GPUtime}+ CO, where CO is the total time of communication.
5.5 Experimental Evaluation
In this section, we evaluate the efficiency of the HybridCNA method
presented in this chapter. First, we evaluate the performance of these two
approaches, H-Thread and H-Block, with various graph sizes; then we com-
pare the HybridCNA method with the SM-CNA method presented in chapter
3. Finally, we evaluate the effectiveness of the HybridCNA method with a
real-world graph.
The experiments were run on the Joint Academic Data Science Endeavour
(JADE) server at the Oxford University [76]. It contains eight NVIDIA Tesla
V100 GPUs interconnected by NVIDIA’s NV link interconnect technology.
The specification of CPU is Dual 20-Core Intel Xeon E5-2698 v4 2.2 GHz.
The main Memory is 512 GB 2,133 MHz DDR4 RDIMM. Cuda 10.1 with
OpenMP 3.0.0 are installed to implement the HybridCNA.
We conduct the experiments with different graph sizes from 2k to 16k.
The graph generator [49] is used to generate the graphs following power-law
distribution, which has been shown to be the property of real-world graphs.
To evaluate the impact of the common nodes, we first ran the experiment
with a different number of common nodes from 2 to 1000. After that, we set
the total number of common nodes to be 200 for the rest of the experiments,
which is the highest number of common nodes that the real-world graph used
in our experiments has.
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5.5.1 Evaluate H-Thread and H-Block
Figure 5.3: Comparing the H-Thread approach with the H-Block approach.
The graph size is 16k
In this section, we compare the two approaches, H-Thread and H-Block,
proposed to manage the GPU threads. We ran the experiment on a graph
with the size of 16k and partitioned the graph into 2, 4, 8 and 16 subgraphs.
The experimental results are shown in figure 5.3, where the y-axis is the time
taken to aggregate the results between the subgraphs (kernel time) with each
approach. We neglected the communication time between the CPU and the
GPU (copying the data to the GPU memory) because it is the same in both
approaches.
As shown in figure 5.3, when the number of the partitions is small (two
and four), the H-Thread approach achieves better performance than H-Block.
However, as the number of partitions increases H-Block overtakes H-Thread.
This is because when a graph is partitioned into a small number of subgraphs,
the number of nodes in each subgraph is big. Since in H-Thread the nodes in
an operation are parallelized and the operations are handled one at a time,
there will be more threads engaged in the computation simultaneously than
when the graph is partitioned into a smaller number of subgraphs. Addition-
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CPU GPUNumber of
Common node Combining Time Total time GPU Time Total time
10 0.296 7.008 0.477 7.136
100 2.196 8.88 0.629 7.346
500 11.109 17.809 1.259 7.92
1000 24.284 30.967 1.814 8.475
Table 5.3: Case study of finding APSP of a graph with the size of 4k and
partitioned into two subgraphs.
ally, in H-Block, at least one block completes its task and terminates after
each iteration, which means a less number of threads work simultaneously
after each iteration (i.e, the decrease in the degree of parallelism). The effect
is noticeable if the number of threads in each block is large (such as the four
partitions in the figure 5.3). However, when the number of partitions in-
crease to 8 and 16, a fewer number of GPU threads are terminated and more
threads work simultaneously for longer time (i.e., the increase in the degree
of parallelism). This is when H-Block performs better than H-Thread.
Also, we can notice that unlike H-Thread, the number of partitions does
not affect much the performance of the H-Block approach. Since the opera-
tions are run in parallel in H-Block, all nodes in the subgraphs are assigned
to the GPU threads and run at the same time.
To summarize, we can conclude that both H-Theard and H-Block can
achieve excellent performance in different conditions. When we have a large
subgraph, it is better to use the H-Thread approach. When we have many
small subgraphs, using H-Block is more beneficial.
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5.5.2 Comparing HybridCNA with SM-CNA
In this subsection, we compare our HybridCNA with the shared memory-
oriented CNA (SM-CNA) presented in chapter 3. Three parameters are
investigated in the experiments: the number of common nodes, the graph
size, and the number of partitions.
As we discussed before, the number of common nodes plays an impor-
tant role in the performance of our method since it affects the number of
operations required to combine the local results. To investigate the effect of
this parameter, we ran the experiment on a graph with the size of 4k and
partitioned into two subgraphs. We increased the number of common nodes
from 10 to 1000 and recorded the time spent in the combining step as well
as the total time of the algorithm. The results are shown in table 5.3. It
is apparent that for both two methods, the more common nodes, the more
time spent in combining the local results. However, the increasing rate of
the time is much higher in SM-CNA than in HybridCNA. SM-CNA took 0.2
sec to combine the results when there are 10 common nodes and took 24.2
sec when the number of common nodes increased to 1000, which is about 82
times slower. HybridCNA took 0.4 sec when the number of common nodes
is 10 and 1.8 sec when it increased to 1000, which is only about 3.8 times
slower. The reason for this is because of the much higher power of the GPU,
which supports the simultaneous running of much more threads. On the
contrary, the number of threads that can be generated in SM-CNA is limited
by the number of CPU cores.
Another observation from the table is that when the number of common
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nodes is small (such as 10), SM-CNA is faster. This is because the commu-
nication overhead between the host and the device in HybridCNA is higher,
which will be discussed in next subsection.
Figure 5.4: Comparing HybridCNA with SM-CNA. The graph size is 16k
Figure 5.5: Comparing HybridCNA with SM-CNA. Graph size is 8k
In next experiment, we ran HybridCNA and SM-CNA with different
graph sizes and each graph being partitioned into up to 16 subgraphs. We
recorded the time of the combining step spent by each method. The combin-
ing time of Hybrid-CNA consists of the kernel time plus the time of copying
the data between the CPU memory and the GPU. We set the number of
common nodes to be 200 in this evaluation.
As figures 5.4, 5.5, 5.6 and 5.7 show, with all graph sizes the combining
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Figure 5.6: Comparing HybridCNA with SM-CNA. Graph size is 4k
Figure 5.7: Comparing HybridCNA with SM-CNA. Graph size is 2k
time in HybridCNA is less than that in SM-CNA. Furthermore, as the graph
size increases, the performance gap between the two methods increases. For
example, as shown in 5.7, for the graph with the size of 2k and partitioned
into two subgraphs, HybridCNA is about 3.2x faster than CPU SM-CNA.
For the graph with the size of 16k, HybridCNA is 12.8x faster, as shown in
Figure 5.4. This is because when the graph is bigger, more operations are
performed. The GPU has the ability to run these operations in parallel.
When investigating the number of partitions, we notice that when the
number of partitions increases, the time of SM-CNA decreases, and the time
of HybridCNA increases slightly (or remains the same). That is because the
more subgraphs we partition the graph into, the more CPU cores are needed
95
5. Accelerating The solving of the All Pair Shortest Path Algorithm with GPU
by SM-CNA to find the shortest paths between the subgraphs, where in
HybridCNA the number of partitions does not affect the number of threads
used. However, even with this increased time of SM-CNA, HybridCNA still
achieves better performance by at least 3x.
In figure 5.8, we show the total time that HybridCNA and SM-CNA
achieve when running the graphs with different sizes. In all cases, Hybrid-
CNA outperforms SM-CNA. This result is expected since the combining time
influences the total time of the methods.
Figure 5.8: Total time of HybridCNA and SM-CNA methods in different
graph size
5.5.3 Evaluation on Multi-GPU systems
In this section, we evaluate HybridCNA in a computer equipped with
multiple GPUs. The experiments were run on up to four GPUs, and exam-
ined HybridCNA with three different graph sizes: 4k, 8k and 16k.
We need to copy the distance matrix from CPU to the GPU. Since the
JAD architecture [76] has a memory layer where the multiple GPUs share,
it gives us the option whether to copy the matrix once to the GPU memory
shared by multipe GPUs, or copy it multiple times to the local memory
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inside each GPU. Table 5.4 shows the difference between these two copying
strategies. As you can see, copying the data once reduces the communication
cost between the CPU and the GPU and needs less time than copying the
data multiple times. Additionally, when using the multi-copying strategy,
the more GPUs, the more time needed. However, we noticed that the kernel
time increased significantly when copying the matrix only once, and that the
more GPUs are engaged in the computation, the more time needed to finish
the work. The reason behind this is because of the racing condition [44].
There are thousands of GPU threads trying to read and write to the same
memory address in GPU, which cause the dramatic increase in kernel time.
Therefore, coping the data multiple times achieved more better performance
than copying once in terms of the total kernel time. Therefore, we will use
the multi-copying strategy in the following experiments.
Copying way
1GPU 2GPUs 3GPUs
copy time kernel time Total GPU time copy time kernel time Total GPU time copy time kernel time Total GPU time
one copy 536 2131 2667 536 4887 5423 536 10644 11180
Multi copying 536 2131 2667 631 1639 2270 740 1386 2126
Table 5.4: A case study of comparing multi-copying with single copying
strategy. The graph size is 8K and the graph is partitioned into 8 subgraphs
(Time in milliseconds)
Figure 5.9 and 5.10 show the total GPU time (data copying time plus
the kernel time) of running HybridCNA on the graphs with the sizes of 8K
and 16K. We can observe from these two figures that HybridCNA achieves
better performance as the number of GPU increases. Running with two
GPUs achieved the excellent speedup (up to 1.6). Similarly, running with
4 GPUs achieved up to 2.5 speed up. This performance is affected by the
graph size and the number of partitions. For instance, as shown in 5.9, when
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the graph is partitioned into 16 subgraphs, running with 4 GPUs took longer
than with 3 GPUs when the graph size is 8K. When processing the graph
with the size of 16K, running with 4 GPUs achieved better performance than
with 3 GPUs, as shown in 5.10.
Figure 5.9: Comparing the kernel time of running with 1 GPU and running
with Multiple GPUs. The graph size is 8k
Figure 5.10: Comparing the kernel time of running with 1 GPU and running
with Multi-GPUs. The graph size is 16k
Figure 5.11 shows the total time when HybridCNA processes the graphs
with various sizes on multiple GPUs. We can observe that for the graph
of 4K, processing it with 2 GPUs is slightly better. Further increasing the
number of GPUs did not improve the performance. On the contrary, for the
16K graph, processing it with 2 GPUs achieved the excellent speed up. As
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we increased the number of GPUs further to 3 and 4, we obtained even better
performance. Therefore, we can conclude that it is beneficial to use multiple
GPUs when the graph size is big.
Figure 5.11: Comparing the total time between running with 1 GPU and
running with Multiple GPUs on different graph sizes
5.5.4 Evaluating HybridCNA with Real-world Graphs
To prove the effectiveness of our SM-CNA and HybridCNA, we evaluate
them with real-world graphs and compare them with the n-Dijkstra algo-
rithm [26] and the ParAPSP algorithm [57]. We use diverse types of graphs,
including social media network, road network and power networks. Table 5.5
lists the dataset of these networks, showing the size of the graph, the number
of subgraphs we partition it into, the total number of the common nodes,
and finally the time needed to pre-process the graphs. All the real graphs
used in this thesis are obtained from SNAP [64], KONECT [62] and Network
Repository [86].
Figure 5.12 shows the comparison between SM-CNA, HybridCNA, n-
Dijkstra and ParAPSP. Observing the performance of SM-CNA and Hybrid-
CNA, we can see that when the number of common nodes is small (such as
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road-minnesota 2.6K 2 40 103
Western-US.Power 4.9K 3 183 360
Tweeter israel. 3.6K 2 200 180
out.ego-facebook 2.8K 2 5 141
SW-Trial 10k 7 43 660
Table 5.5: The dataset for the real networks we run the experiments on
the out.ego-facebook network), SM-CNA achieves better performance. How-
ever, if the number of common nodes is big (such as Western-US.Power and
Tweete-risrael), HybridCNA delivers much better performance. We can draw
the same conclusion when comparing SM-CNA with ParAPSP. Furthermore,
from the performance of n-Dijkstra and SM-CNA in figure 5.12, we can see
that SM-CNA is faster than the n-Dijkstra algorithm in all cases. How-
ever, the gap between them decreases when the number of common nodes
increases. This outcome matches the results of the experiments conducted on
the simulated graph. It motivated us to develop HybridCNA, which achieves
higher performance than all other compared algorithms.
Figure 5.12: Testing CPU and Hybrid methods on a real-world networks
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5.6 Summary
In this chapter, we proposed a new method, HybridCNA, for solving
the APSP problem on the GPU. It is a hybrid approach using both CPU
and GPU. In HybridCNA, we developed two approaches, called H-Thread
and H-Block, to manage the GPU threads. Both approaches achieved ex-
cellent performance on particular types of graphs. Furthermore, we extend
HybridCNA to the multi-GPU systems, which achieved up to 2.5x speedup
compared to running with a single GPU. To evaluate the proposed method,
the experiments were conducted with simulated and real-world graphs. The




Conclusions and Future Work
The work presented in this thesis aims to parallelize the process of finding
the All-pairs Shortest Path (APSP) in graphs. We developed efficient meth-
ods to find the APSP on shared memory architecture, including multi-core
computer and GPU, and distributed memory architecture. Furthermore, we
extend our method to a hybrid architecture with both CPU and GPU. The
hybrid method, called HybridCNA further improves the performance signif-
icantly. Key contributions of this thesis are summarized in the first three
sections of this chapter. Further work is discussed in Section 6.4.
6.1 Developing the Parallelization Method for
Finding the All-Pairs Shortest Paths in
the Shared Memory Architecture
Finding the All-Pairs Shortest-Path in graphs is a fundamental problem,
which has attracted the attention of many researchers for decades. There
are many applications of this problem, such as road networks, transportation,
and robotics. The massive computations required to solve the APSP problem
and the ever-increasing network size demand the efficient parallel solutions
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to the problem. In chapter 3, we addressed this problem and presented a
new parallel method called SM-CNA, to find the APSP on shared memory
architecture. In this method, the graph is partitioned into subgraphs. We
find the APSP in each subgraph in parallel, and then combine the local
results in subgraphs to find the APSP in the entire graph. The Breadth-
First Search (BFS) algorithm is used to transform the graph into a levelled
topology, and the graph is partitioned along the nodes in particular levels.
The common nodes between the subgraphs are duplicated. By using the
information of the duplicated nodes, we reduced the overall computations
of the APSP problem significantly, and achieved outstanding performance.
Moreover, the correctness of our method is mathematically proved in the
chapter. Furthermore, we managed to process bigger graphs by adopting a
3D matrix as a data structure to store the solutions to the APSP problem.
The effectiveness of our method is verified by the experiments which show
improvement up to 6x faster than some compared methods.
6.2 Developing the Parallelization Methods
for Finding the All-Pairs Shortest Paths
in the Distributed Memory Architecture
Shared memory architecture such as a multicore machine is a mainstream
parallel processing architecture. The main benefit of the shared memory ar-
chitecture is its fast communication between the processing cores. However,
the size of the graphs that can be processed by a shared memory machine is
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limited by the memory size and the number of cores in the machine. In order
to alleviate the resource limitation in a single shared memory computer, in
chapter 4, we develop a parallelization method (called DM-CNA) for the dis-
tributed memory architecture, such as a cluster, to solve the APSP problem.
By adding more machines, our method can process even larger scale graphs
and achieve a much higher degree of parallelism. In the method, the graph is
partitioned into subgraphs, which are assigned to processors. Each processor
find the APSP in the assigned subgraph in parallel. We used the Message
Passing Interface (MPI) library to implement two communication patterns
for propagating local results obtained by one processor to all other processors
engaged in the processing. Both patterns efficiently reduced the communi-
cation cost and improved the overall performance of the proposed method.
Furthermore, we conducted the experiments on a high-performance cluster
and evaluated our method with different graph sizes. The experiments show
that our algorithm can find 16 million paths in about two seconds and five
second to find 64 million paths.
6.3 Accelerating the solving of the APSP prob-
lem with GPU
Finding the APSP is computation intensive. In chapter 5, we develop the
method called HybridCNA to solve the APSP problem on the GPU. This
method is extended from our shared memory method. We discussed the
limitation of SM-CNA in combining local results. HybridCNA is a hybrid
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method, in which the CPU process the first three steps in CNA and sched-
ule the remaining steps to run on the GPU. Furthermore, we implemented
two threads managing approaches, called H-Thread and H-Block, to con-
trol the parallelization of GPU threads. The two approaches improved the
performance by reducing the data transferring between the CPU and GPU
memories and launching a suitable set of threads to combine local results
efficiently. Moreover, we extend the method to the computer with multiple
GPUs and achieved the further speedup. We conducted the experiments
on the Joint Academic Data Science Endeavour (JADE) server, which is
equipped with multiple GPUs. The results show outstanding performance
with the real-world simulated networks which achieved up to 2.5x speedup
compared to running with our CPU version.
6.4 Future Works
In chapter 3, we presented a way to partition the graph by using the multi-
level algorithm BFS, which preprocesses the graph to reduce the computation
and helps achieve excellent performance when the graph is processed in par-
allel. This motivates us to investigate more partitioning ways such as using
Depth-First Search algorithms and nodes betweenness centrality concept.
Another direction of improvement is that in our current method, graph pre-
processing is run in sequence. In the future, we plan to parallelize the graph
pre-processing, which can potentially further improve the performance of the
whole scheme.
In chapter 4, the work is presented in the distributed memory architecture
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and achieved the excellent performance. In the future, we plan to extend
our method to a hybrid architecture, in which there are multiple computing
nodes (distributed memory), each node being a multi-core machine reinforced
by GPU (shared memory). Consequently, the hierarchy of parallelism will
increase further, which should further speed up the process.
The work presented in this thesis solved the APSP problem on different
computer architectures. In the future, we will extend the work to solve more
graph problems such as the Single Source Shortest Path (SSSP) problem.
In SSSP, the computation is much less than APSP. Since we achieved out-
standing performance with the APSP, the methods on the SSSP should also
achieve good performance. Furthermore, to increase the impact of this re-
search, we plan to develop a graph processing tool. Depending on the graph
type and size, the tool uses a deep-learning algorithm to decide the best way
to partition the graph and process it in parallel. An example of an algorithm
we can use is Graph Convolutional Networks (GCN). It employs the nodes
neighbouring information method which should help us finding the right level
of nodes to duplicate between processor. Moreover, the tool will be made
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